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Abstract approve 
John F. W ger 
Old and new applications have cr'eated demand for better high-resolution head-
mounted displays (HMDs). A collaboration between Planar America, the David Sarnoff 
Research Center, Allied Signal Aerospace Corp., and Kopin Corp. has produced a 1280 
by 1024 pixel active matrix electroluminescent (AMEL) display to serve as an HMD. 
The work of this thesis supports the development of this and similar displays. A system 
for optical and electrical characterization of miniature AMEL displays  is described. 
AMEL displays require new high voltage drive schemes to achieve the desired brightness 
and contrast.  Internal-charge versus phosphor field (Q-Fp), external charge versus 
applied voltage (Q-V), capacitance-voltage (C-V), and brightness-voltage (B-V) analysis 
are applied to determine that the triangle wave form is better than the sine or square 
wave forms for exciting an AMEL display while maintaining the highest brightness to 
power ratio. The square wave is shown to be less efficient in terms of brightness versus 
power because the flow of relaxation charge caused by a square wave dissipates power 
but is less efficient in producing photon output than the flow of charge that occurs 
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1 INTRODUCTION 
Electro-optic displays use electrical signals to control optical processes for the 
presentation of information as text or graphics.  The most prevalent example of an 
electro-optic display  is  the cathode ray tube (CRT) used for television, electronic 
instrumentation, and most computer displays.  Although CRTs dominate, the display 
market is fragmenting into niche applications made possible by new display technologies. 
Flat panel displays are being developed to serve in applications for which the CRT is not 
well suited, particularly in portable electronic products. Portable applications for the 
military, medical, industrial, and consumer environments are demanding real time access 
to knowledge and computing power.  This in turn requires an unobtrusive portable 
display system. 
One niche within the market for portable electronic displays is that of high-
resolution (at least 1000 lines per inch in a VGA or higher format) head mounted 
displays (HMDs). HMDs are being considered for many applications because such 
miniature displays allow product designers to decouple the display size from the 
displayed image size through the use of physical optics:  In this manner the image size 
can be made to fit the application, allowing some freedom to shrink the actual display 
size. 
Alternating-current  thin -film  electroluminescence  (AC PFEL)  is  a  display 
technology with promise for uniquely satisfying the requirements for portable, high-
resolution HMDs. ACTFEL thin-films have been successfully deposited over silicon 
integrated circuits to produce a very high-resolution, miniature display targeted at HMD 
applications.- Moreover, the solid state nature of this display system means that it is 
scaleable, just as integrated circuits are, presenting the possibility of a high yield, low cost, 
high performance system. 
The work described in this thesis involves electro-optic characterization of an 
integrated  circuit  active matrix electroluminescent (AMEL) display developed for 2 
portable, high-resolution, head-mounted applications.  This thesis  investigates the 
electrical and optical characteristics of ZnS:Mn EL devices grown by atomic layer epitaxy 
(ALE) on a silicon substrate which is patterned with active matrix drive circuitry.  The 
utility of capacitance-voltage (C-V), external charge-applied voltage (Q-V), and internal 
charge-phosphor field (Q-FP) analysis, when applied to the ikiMEL display system, is 
examined. One result of this work is the determination of how different high voltage 
drive waveforms affect the brightness, contrast, gray scale, and power efficiency of the 
AMEL display system.  These experimental findings are described in Chapters 4. 
Chapter 5 is an aging study. 
The thesis is arranged as follows. Chapter 2 establishes the background required 
for appreciating the thesis work by reviewing the relevant literature concerning the 
physical  operation  of ACTFEL devices  and  the  history  of AMEL display 
implementations. Chapter 3 describes the experimental techniques used to examine the 
test samples. Chapter 4 introduces the unique system setup used to characterize these 
novel devices. Chapter 5 reports on the findings of a sine burst wave form aging study 
of ACTFEL devices deposited on glass and Si wafer substrates. Chapter 6 summarizes 
the results and proposes how this work can be extended. 3 
2 LITERATURE REVIEW 
2.1 Display Technologies for Head Mounted Applications 
2.1.1 Active Matrix Addressing 
In the cathode ray tube, pixels are addressed by a scanning electron beam with 
the desirable result that there is little interaction between adjacent pixels which are being 
excited.  In contrast, many flat panel displays are addressed with passive matrices.  In a 
passive matrix, the columns are driven with the pixel state information (on or oft) while 
each row is selected in turn. A pixel is selected by driving a row and a column from the 
display edge; the pixel is defined by the intersection of the row and the column. Clearly 
all the pixels in a row and in a column are electrically connected. This introduces the 
requirement that a picture element technology must have a distinct threshold so that 
turning on one pixel does not affect other pixels in the same row and column. 
The display contrast ratio can be defined by the brightness of an on pixel divided 
by the brightness of an adjacent off pixel. Any interaction of adjacent on and off pixels 
will degrade the display contrast. As the number of rows and columns in a display 
increases, it becomes more difficult to prevent adjacent pixel interactions. A distinct 
threshold characteristic allows a pixel to distinguish when it is being addressed versus 
when adjacent pixels are being addressed. A bistable threshold characteristic can be 
enforced in a display technology that is lacking a distinct threshold by using the active 
matrix technique whereby a digital control switch is incorporated into each picture 
element. 
Display update timing can limit the size of passive matrix displays.  In passive 
matrix addressing, selecting a pixel and changing the state of the pixel are accomplished 
at the same time by one electrical signal. For smooth video presentation, a display must 
be updated at least 60 times a second. The refresh rate or frame rate of a display is how 
often the presented image gets updated. As the number of rows in a display increases 
and the refresh rate stays at 60 Hz, there is less time available to select and change the 
state of the pixels in each row of a passive display. Active matrix methods provide for a 
pixel state memory, allowing the addressing and excitation functions to be separated. 4 
Active matrix addressing uses a digital switch and a pixel state memory node for 
each picture element. Writing an active matrix display is divided into two separate tasks. 
In the first task, each pixel is sent and capacitively stores a digital level signal telling it 
whether it is to be on or off for the next frame period. In the second task, every pixel is 
simultaneously excited and changes state, on or off, according to the binary command 
stored during the addressing period. This allows the separation of the pixel addressing 
and excitation functions when presenting an image. Addressing and excitation may or 
may not be separated in time. A design may allow the addressing and excitation to take 
place concurrently, resulting in the on pixels being continuously excited.  This  is 
described as a 100% duty cycle and results in a brighter display. 
The active matrix concept was first applied to improve the operation of slow 
liquid crystal pixels.'  Later, Brody and his colleagues at Westinghouse, applied active 
matrix addressing to improve the lazy luminance-voltage response of ac powder 
electroluminescent displays.4' 5  Active addressing offers the following advantages when 
applied to electroluminescent displays: 
1.	  Separation of the high voltage drive and low voltage addressing functions. 
This allows using digital level circuit voltages for addressing and presents the 
possibility of 100% duty cycle excitation of pixels. 
2.	  It allows integration of display peripheral functions and the opportunity to 
utilize multiplexing to reduce the display interfacing wire count. 
3.	  It forces a bistable threshold characteristic on phosphors that don't posses 
one. 
4.	  Brighter displays are possible as  all pixels are illuminated simultaneously, 
independent of the number of rows in the display. 
5.	  It allows for several different gray scale approaches which are not possible in 
a passive matrix. 
2.1.2 HMD Requirements 
Military applications set the highest standards for HMD displays.''  The 
luminance for a see-through fighter pilot HMD must be greater than 5000 fL in day light 
use operation. For a 19 mm screen diameter, pixel sizes must be about 15-30 }.lm and 
viewable at 50 % peak brightness. The pixel and display sizes help to determine the field 5 
of view. Two thousand pixels are required to match the human eye acuity by covering a 
35 degree field of view with 1 minute of arc resolution. To present a very good image 
requires about 1000 by 1000 pixels. A VGA format display (640 by 480 pixels) can image 
about 3.5 minutes of arc per resolution element over a 35 degree horizontal field of view. 
To compete with current military miniature CRT capabilities, a 19 mm diameter display 
has to have about 580,000 to 1.6 million discernible pixels.  Consumer and industrial 
HMD applications will probably have more relaxed requirements.  A 19 mm VGA 
format display with 50 ft luminance should satisfy many indoor direct-view consumer 
and industrial applications. 
An ideal, high-resolution HMD technology should have small dimensions, low 
weight, low power, wide operating temperature range, rugged construction, scaleable 
pixel pitch, video rate response, and high brightness. The first six attributes are strengths 
of integrated circuit manufacturing technology, the last two features are possible with 
present ACTFEL phosphors. The best HMD solution should be compatible with IC 
manufacturing. This would make it possible to integrate the display interface electronics, 
and even other components of the overall system, onto the display substrate.' Currently 
liquid crystal displays (LCDs), field-emitter displays (FEDs), and ACTFEL displays show 
the most promise for this highest level of integration; a complete system on a chip. 
2.1.3 Competing Display Technologies 
The ubiquitous cathode ray tube has long been the standard electro-optic man-
machine interface.  In the 1880's William Crookes studied cathode rays by inventing a 
vacuum tube with a cathodic emitter and a fluorescent screen.  Karl Ferdinand Braun 
advanced the Crookes tube, with horizontal and vertical deflection plates, and built the 
first working CRT oscilloscope in  1897.9 Over the next one hundred years the CRT 
developed  into  the  most popular  display  for  viewing  electronically  processed 
information.  However, CRT development has not kept up with the demands of 
portable electronics.  In 1983, Compaq Computer Corp. introduced the Compaq 
Portable personal computer.  It was the size of a small suitcase and weighed 28 pounds, 
with much of its size and weight due to a small green monochrome CRT display. While 
launching a new industry, the product sharply brought attention to the deficiencies of the 6 
CRT in portable applications:  too large, too heavy, too fragile.  These problems are 
magnified when a head mounted application is considered. 
As the CRT is scaled for HMD applications, it becomes very difficult to make a 
small tube which can structurally contain a vacuum or insulate potentials as large as 12 
kvolts. Outgassing of metal parts within a small tube can compromise the vacuum. In 
addition, HMD CRTs are bulky and require bulky relay optics because they cannot be 
mounted for direct view by the eye.1  Flat panel displays are being developed to alleviate 
these shortcomings. For example, small flat displays can use smaller and lighter direct-
view magnifying optics.  Three of the competing flat panel display technologies are 
suitable for HMD uses: LCDs, FEDs, and ACTFEL displays. 
10, 11 
LCD displays now dominate the portable electronics market due to their flat 
profile, low cost, low power, and color capability.  Liquid crystal devices are light 
modulators whose opacity is controlled by the application of an electric field. The LCD 
material is placed in front of a backlight or back reflector and presents an image by 
controlling the amount of light allowed to pass through each picture element.  This 
approach results in LCD displays being less bright and less power efficient than 
competing technologies that emit light. Thus, as the pixels of an LCD are scaled smaller 
for a miniature high-resolution application, less  light can pass through each pixel, 
exacerbating the LCD's problem of low brightness. LCDs are built on substrates of 
glass. Electronics on glass cannot attain the level of integration possible with a single 
crystalline silicon (x-Si) substrate.  Instead, LCDs often employ lower performance 
amorphous or poly-Si thin-film transistors in their interface electronics.  Other LCD 
shortcomings include a response time too slow for video applications, poor viewing 
angle, a narrow operating temperature range, and fragile construction. 
In an effort to push liquid crystal technology to satisfy the demand for high-
resolution miniature displays, two research groups have employed x-Si integrated circuit 
substrates to implement an active matrix. They have combined liquid crystal technology 
with silicon circuitry to make high resolution miniature displays targeted at the projection 
display market and the head mounted display market. The most glaring problem with 
using a Si wafer substrate is that it is opaque. Transmissive LCD displays must have light 
shine through them to function. Two approaches have been reported for thinning the 
silicon enough that a backlight can shine through it. One method involves the lifting and 7 
transplant of a x-Si epitaxial film while the other method uses an etch of a conventional 
x-Si wafer. 
An alliance of Kopin Corp., David Sarnoff Research Center, and Standish 
Industries, has succeeded in creating a single crystalline silicon transmissive active matrix 
LCD (AMLCD) on a glass substrate.'  First, they used conventional IC processing to 
pattern the active matrix circuitry on a silicon-on-insulator (SOI) wafer.  Next, the 0.3 
!_tm thick x-Si circuit layer was lifted off of the SOI substrate and bonded to a glass 
substrate. A twisted nematic liquid crystal display was then built upon the x-Si circuit 
layer.  The Kopin group first reported a 2.5 inch square 192 x 192 line device with 
integrated drive and scan functions. They greatly improved upon this by later reporting 
displays with 24 am pixel pitch in a 1280 by 1024 format.13  Also claimed is the first 
demonstration of a 12 am AMLCD pixel and demonstration of the first shielded silicon 
pixel.  Shielding of the 24 iirT1 pixels is necessary to prevent adjacent elements from 
interacting.  Kopin boasts that the circuit transfer process compares favorably with 
conventional poly-Si thin-film transistor approaches. The other x-Si AMLCD work was 
done in Korea. 
The group in Korea reported on an AMLCD using bulk silicon substrates. 14 
They start with a (110) x-Si wafer polished on both sides.  The MOS active matrix 
circuitry is patterned using conventional IC processing. Then the front side of the wafer 
is protected as etch windows are developed for each pixel in the opposite side of the 
wafer.  Pixel areas are etched from the backside using KOH until the front side of the 
wafer is thin enough to pass light for the transmissive LCD approach. An LPCVD 
nitride etch stop layer is used on the front side of the wafer to define the pixel window. 
Pixel sizes of 50 am by 70 pm were reported.  This resolution is not sufficient to 
compete with current military CRT HMDs and actual working displays were not 
reported. 
Both of the previously described miniature, high-resolution AMLCD displays will 
require very bright backlights, considering that conventional LCDs on glass substrates 
only transmit about 5% of the light. Also, one has to question whether the yield in these 
two highly unconventional IC processing approaches will be economically viable. While 
the LCD has excelled as a mid-sized, low resolution portable display, it does not readily 8 
adapt to the stringent requirements of a miniature, high-resolution, head mounted 
solution. 
Field emitter displays can be built on x-Si substrates and inherit all the capabilities 
that have been developed for integrated circuits.  At each pixel are many cathodic 
microtips to emit electrons. The FED idea is similar to that of a flat CRT with electron 
emitters behind each pixel.  The cathodic microtips serve the same function as the 
cathode ray tube's electron guns by producing the necessary e-beams. Just as in a CRT, 
the electrons  in an FED strike a phosphor-coated screen to produce light via 
cathodoluminescense. FEDs also share the CRT's problems of encapsulating a vacuum 
despite outgassing of the display structural components and insulating high voltages in a 
small area.  FEDs are still in an early development stage and have many technical 
problems to overcome, including the daunting task of developing compatible phosphors. 
In contrast, stable monochrome ACTFEL phosphors have been available since the 
1970s.15 
2.2 Literature Review of AC Thin-Film Electroluminescence 
2.2.1 A Brief History of Electroluminescence 
Light emission due to high field electroluminescence was first documented by 
Destriau in 1936.1' 1  He studied ZnS powder dispersed in an insulating medium. 
Implementation of practical EL devices had to wait for two important developments. 
First, transparent conductive thin-films based on SnO, debuted in 1950. This initiated 
many studies of AC powder EL in the 1950's but it was found to have a non-abrupt 
threshold (negating its use in matrixed display devices), low brightness, poor contrast, 
and marked luminance reduction in a short period of operation. 
The second important event for EL, was the development of thin-film devices as 
reported by Vlasenko and Popkov in 1960.18 EL phosphors can exist in powder or thin-
film form and can operate using either alternating or direct current electrical sources. 
AC thin-film EL structures out perform powder EL; they are found to have distinct 
threshold voltages, are brighter, and have better contrast. The ACTFEL structure being 
used in commercial displays today was invented by Russ and Kennedy in 1967.19 They 
used modern thin-film processing to sandwich the phosphor layer between two 9 
insulating layers, which subsequently was shown to improve device reliability and lifetime. 
In 1974 Inoguchi et al. reported that a double insulated ZnS:Mn device could produce 
1000 ft for more than 10,000 hours, demonstrating the commercial potential of  EL 
thin-film displays.15 
Sharp corporation began the first volume production of yellow, monochrome 
(ZnS:Mn phosphor) 6 inch diagonal  EL displays in  1983.20  There are now three 
corporations producing various sizes of EL displays in volume: Sharp, Planar America, 
and Planar International.  The markets primarily served are military, industrial, and 
medical instrumentation; applications requiring a small to mid-sized display that is 
compact, rugged, bright, has high contrast, and wide-viewing angle.  Multicolor displays 
(red, green, yellow) became available from Planar International in 1993.21 Development 
of full color displays continues and several impressive prototypes have been advanced by 
Planar America and Planar International.
22, 23, 24, 25  A  marketable full color EL  display is a 
major goal of manufacturers. 
2.2.2 ACTFEL Device Structure 
The basic  ACTFEL device structure is shown in Fig. 2.1. An  ACTFEL stack 
consists of five thin-film layers: two conductors, two insulators, and a phosphor. The 
phosphor is encapsulated on each side by insulators and electrical contact is made to the 
insulators with conductors. In the conventional structure, the glass substrate, conductor 
1, and the bottom dielectric are required to be transparent because the phosphor's 
emitted light is observed through the substrate.  In the inverted structure, the emitted 
light is viewed from the phosphor stack side of the substrate and the thin-films above 
the EL  stack are required to be transparent. The inverted structure allows the substrate 
to be opaque.26 10 
View of Inverted Structure: Conductor 2 is ITO. 
Jr
Seal Material 
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Dielectric 2 (ATO)
 
Phosphor (ZnS:Mn)
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* 
View of Conventional Stucture: Substrate is glass and conductor 1 is ITO. 
Figure 2.1: ACTFEL device structure. 
The basic ACTFEL device  structure  is  a  metal-insulator-semiconductor­
insulator-metal (MISIM) stack that presents an electrically capacitive load to an AC 
source. The phosphor, the insulators, and the conductors are all thin-films, each less 
than 1 pm thick. The conductor layers provide electrical contact.  Dielectric layers 
protect the phosphor layer from catastrophic breakdown.  Light is emitted from the 
phosphor layer.  Electric fields on the order of 1-2 MV/ cm must be developed in the 
phosphor layer to produce the desired luminance. Operation in this high field regime 
places severe constraints on the materials used in this technology. 
27,28 
One of the electrical contacts to the device must have low sheet resistance and 
be transparent.  These opposing material requirements are usually met by indium-tin 
oxide (ITO), which also has enabled the manufacture of LCDs. The ITO film must be 
uniform to prevent areas of electric field concentration or optical interference.  The 
conductors affect the appearance and contrast of the devices through reflection and 
refraction. The conductors interface with insulators which limit the current through the 
capacitive stack. 
The insulators encapsulate the phosphor and protect it from extreme currents. 
It is necessary for the insulators to be uniform and pinhole free. They limit the current 
to the displacement current which charges and discharges the structure during applied 11 
voltage transients.  Prior to exceeding the phosphor threshold voltage, the phosphor 
layer is insulating and the electric displacement across the three insulating layers  is 
constant.  Following Alt, the maximum electric displacement in the insulator is the 
product of the insulator permittivity and the electric field strength at breakdown:' 
(1.1) DMAX = `INSULATOR E BREAKDOWN 
At the phosphor threshold, the phosphor layer conducts charge and emits light.  To 
serve as protective layers, the electric displacement of the insulators must be greater than 
that of the phosphor layer at the phosphor breakdown voltage. If this were not true, the 
applied voltage would arc through the stack before light is emitted from the phosphor. 
An insulator must have a large relative permittivity and a high breakdown electric field to 
accomodate a large charge capacity.  More specifically, the conductor and insulator 
together determine the breakdown voltage and charge storage capacity of the thin-film 
stack. Interfaces between the insulators and the other thin-film layers are very important 
to the ACTFEL light emitting mechanism, as discussed in the next sub-section. The 
insulators determine the device reliability by protecting the phosphor host lattice from 
too much current flow. 
The phosphor layer emits light when subjected to a high electric field. A high 
electric field is used to liberate and accelerate electrons in the lattice to energies sufficient 
to impact excite luminescent impurities, which subsequently emit photons as they decay 
back into their ground states.  Obviously, the host lattice must be transparent to visible 
light.  Its bandgap must be great enough to prevent the absorption of the photon 
emitted by the phosphor activator. The bandgap must be greater than 3 eV to pass the 
entire visible range of light, which limits the possible host lattice materials to large band 
gap semiconductors or insulators. Not only must the host material have a large band gap 
but it must also be an efficient medium for the acceleration of electrons to energies 
greater than 2 eV. Efficient electron heating suggests that thin-film deposition processes 
which produce good  crystallinity  are  to  be  favored.  The II-VI compound 
semiconductors (ZnS, SrS, and CaS) have so far been the only capable hosts, providing a 
wide bandgap with sufficient high field transport characteristics.  Zinc-sulfide has a 
bandgap of 3.7 eV and is the only host material now used in commercially available 
displays. The phosphor layer is made complete by introducing a light emitting center 
that fits within the host crystal lattice. 12 
The phosphor host lattice must be doped with an activator.  It is desirable to 
introduce a large concentration of the activator to achieve greater luminance. However, 
the dopant ion must not upset the host crystallinity to the extent of compromising 
electron heating or of introducing non-radiative decay paths. The activator is excited by 
the impact of high energy electrons. A good light center should have a large cross 
section for impact excitation and a high probability for radiative decay. Light is emitted 
as the activator ion relaxes from the excited state.  Electric fields on the order of 2 
MV/cm are present in the device, so donor or acceptor levels of the activator must be 
deep enough to prevent ionization in a high electric field. The most successful material 
system to date has been yellow-emitting ZnS:Mn. Manganese has an activation energy of 
about 2.2 eV, falling within the bandgap of ZnS.  Different colors of light can be 
produced by introducing different luminescent impurities, usually one of the rare earth 
elements. ACTFEL display makers have exploited modern thin-film material fabrication 
processes to produce bright, high contrast, wide viewing angle displays on glass 
substrates. 
2.2.3 Basic Physical Mechanisms of AC Thin-film Electroluminescence 
Electroluminescence (EL) is the non-thermal conversion of electrical energy to 
luminous energy. Low field EL involves the recombination of electron-hole pairs near a 
pn junction, as in a light emitting diode.  This present study concerns high-field EL in 
which charge transport at high electric fields excites light-emitting centers in a phosphor. 
The previous section described the conventional ACTFEL device structure shown in 
Fig. 2.1. A large ac voltage is applied across the conductors of this device to produce 
light, as illustrated in Fig. 2.2. Usually a bipolar ramped voltage pulse is used, resulting in a 
light pulse with each polarity reversal.  AC thin-film EL devices exhibit a distinct 
threshold characteristic as shown in Fig. 2.2 (b).  The peak voltage at which the 
luminance rises sharply, and the slope of the luminance-voltage (L-V) curve, are 
functions of the composition and thickness of the thin-film materials used.  In general, 
the L-V threshold falls between 150 and 250 volts. The sharp threshold means that the 
voltage difference across an on and off pixel need only be about 40 volts.  This voltage 
difference is referred to as the modulation voltage. 13 
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Figure 2.2: ACTFEL device luminance-voltage characteristics. 
The basic physical mechanisms responsible for ZnS electroluminescence have 
been thoroughly studied.' An energy band diagram is employed in Fig. 2.3 to present 
the physical processes important for light emission from an ACTFEL device. The 
phosphor consists of a II-VI semiconductor host lattice doped with manganese ions that 
serve as luminescent impurities. A high voltage ac signal is applied to the conductors. 
The external voltage causes an electric field, denoted Fext, to develop across the device. 
The electric displacement across the device is constant prior to the phosphor film 
breakdown. It is desirable to have the insulator relative permittivity greater than that of 
the phosphor, so that most of the electric field will fall across the phosphor. Prior to 
breakdown, the phosphor is a semi-insulator. There are very few free carriers available 
within the phosphor or the insulators. However, there are carriers available in deep traps 
due to surface defects and impurities at the interfaces between the phosphor and the 
insulators. Additionally, carriers might impact ionize or field emit from deep level traps 
that result from crystal defects or impurities within the phosphor thin-film.  However, 
bulk carrier sourcing and bulk charge effects are not fully discussed here. The applied 
electric field results in energy band bending. 14 
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Figure 2.3: ACTFEL energy band diagram illustrating fundamental physics. 
Band bending reduces the energy barrier between carriers in a trap and the 
conduction band.  At a phosphor electric field of about 1.8 MV /cm, many carriers 
tunnel from the partially filled phosphor-insulator interface states and are subsequently 
accelerated in the high electric field (process 1 in Fig. 2.3). The applied voltage at which 
electron emission initiates  is considered the threshold voltage for a device with no 
internal fields due to an excitation history.  Accelerated carriers can impact excite a 
luminescent center. 
When accelerated electrons reach energies of 2.24 eV, they are capable of impact 
exciting a Mn24 luminescent center. A photon of 2.12 eV can be emitted as the Mn 
relaxes in a 4T1 to 6A1 transition.27' 29  This is depicted by process 2 in Fig. 2.3.  The 
difference between the excitation energy and the emitted photon energy is attributed to a 
Stokes shift. ZnS:Mn emission has a broad spectrum peaking at 585 nm and resulting in 
a yellow light. Process 3 in the figure acknowledges the potential for non-radiative decay 
of an excited activator electron. Another possibility is that energetic carriers can impact 15 
a lattice site and create electron-hole pairs. Carrier multiplication in this way can produce 
bulk charges. Finally, the free carriers are trapped at the anode side by deep sites at the 
phosphor-insulator interface. The movement of charge is a conduction current which 
dissipates real power in the phosphor layer. 
Charge distributions are created at the interfaces by moving the charge from one 
side of the phosphor to the other. This sets up an internal electric field, labeled Fp., in 
Fig. 2.3, to oppose the carrier driving electric field. The amount of charge transferred by 
the time the applied voltage returns to zero is called the polarization charge, Qp01, and 
correspondingly, its field is called the polarization field, Fy0,. While the voltage is at zero 
between pulses, some of the polarization charge can leak off. This is appropriately called 
leakage charge, Qie,.  After the zero bias time, the externally applied voltage rises with 
polarity opposite to that of the last pulse (Fig. 2.2). 
An alternating external applied voltage results in an alternating field developing 
across the ACTFEL device. The second voltage pulse and the applied field, Feet, are 
opposite to that shown in Fig. 2.3, and are aided by the polarization field created by the 
previous voltage transient.  Band bending is reversed.  Conduction in the phosphor 
occurs at an externally applied voltage lower than the threshold voltage because of the 
stored polarization charge. The turn-on voltage is the external applied voltage necessary 
to cause conduction in the phosphor; the turn-on voltage is less than the threshold 
voltage because the polarization field aids the applied field in initiating conduction. 
Only a pulse of charge flows in the phosphor of the double insulator EL device. 
All the carriers available for creating light are trapped between the two insulators. The 
light emitted is directly related to the flux of electrons traversing the semiconductor, 
which in turn depends on the source of the electrons. The behavior of the phosphor 
field as the applied voltage pulse goes through a rise, peak, and fall, depends on how 
much the polarization field can offset the externally imposed electric field.  If tunnel 
emission from interface states can keep up with the external voltage rise, the internal 
phosphor field will be clamped above the threshold voltage by the feedback from the 
polarization charge build up.  If the majority of impact exciting carriers originate from 
interface states, then luminescence depends largely on the dielectric material and how it 
is processed. 16 
2.3 Active Matrix Electroluminescent Displays Literature Review 
Active matrix addressing is a method of controlling a display whereby transistors 
associated with each individual pixel are used to select a pixel and change its state. The 
rationale  for  using  active  matrix  addressing  is  explained  in  Section  2.1.1. 
Electroluminescence is a method of converting electrical energy into luminous energy 
and is used to produce light for flat information displays, as described in Section 2.2.3. 
To date there has been little AMEL display research. Active matrix addressing was first 
applied to enforce better threshold characteristics in LCD displays.' Active matrix LCDs 
now dominate the flat panel display market. 
Researchers at Westinghouse in the 1970's faced problems with poor threshold 
characteristics in ac powder EL displays. Brody et al., at Westinghouse were the first to 
use active matrix addressing to solve some of the problems in making flat panel EL 
displays.' They reasoned that an active matrix would be best at satisfying the necessary 
electrical switching  ,  signal distribution, and control functions, while relieving the picture 
element medium of harsh electrical threshold specifications.  The active matrix can 
determine the electrical response and the pixel medium can be chosen based on optical 
requirements. The Westinghouse group established the basic AMEL cell architecture 
that has been used in all the published AMEL work to date. There is one low voltage 
transistor used for addressing the pixel, one high voltage transistor for controlling the 
state of the pixel, and a capacitor for storing the pixel state bit. The first AMEL display 
was a 6 x 6 inch, 20 lines per inch (lpi), thin-film transistor addressed, ac powder 
electroluminescent display.  For the first AMEL display, they decided that bulk Si was 
impractical for larger areas and instead turned to investigating CdSe thin-film transistors 
Most of the demand for flat electronic displays is for the medium size displays. 
Consider mid-sized displays as being from several centimeters to half a meter in diagonal. 
A high voltage thin-film transistor technology is necessary to implement AMEL in mid-
sized, high-resolution displays on glass substrates. Display diagonals much larger than a 
few centimeters are simply not practical to implement in bulk Si, even with the most 
modern processes. Economic advantage and yield come from making individual bulk Si 
devices as small as possible. Past AMEL research can be put into one of two categories 
based on the active matrix medium. The first AMEL implementation, and most of the 
AMEL efforts since, have focused on the development of thin-film transistors.  Only 17 
two groups have tried leveraging conventional bulk Si integrated circuit technology. 
First, work on thin-film transistor approaches is reviewed. 
It is interesting to note that in the first AMEL work undertaken at Westinghouse 
the emphasis was on thin-film transistor development, rather than on EL materials. 
Their goal was to make a universal active matrix that would be compatible with many flat 
display technologies.  Cadmium-selenide was chosen as the thin-film semiconductor 
because high voltage field effect transistors can be made from it.  Also, they believed that 
CdSe would eventually have low processing costs.3° Further work was published by Kun 
et. al. from Westinghouse in 1980.31 They used the 2 transistor pixel design with electron 
beam evaporated thin-film EL. To save display area and increase pixel size, the EL 
material was deposited directly over the active circuitry in a stacked structure. Another 
improvement was obtained by recognizing that the high voltage pixel need only block 
the modulation voltage of the EL stack to turn the pixel off. The high voltage transistor 
in each pixel need not block the full peak voltage to turn the EL pixel off.  Later CdSe 
active matrix work was published by the University of Gent.' 
33  They modified the 2 
transistor pixel by adding a voltage divider capacitor in series with the EL stack. The 
power transistor can then light the device by shorting the voltage divider capacitor. This 
reduces the specifications on the power transistor but it takes more pixel area to include 
the extra capacitor.  The University of Gent also introduced atomic layer epitaxy 
deposition of ZnS:Mn EL devices to the AMEL effort  .  The EL work was done in 
conjunction with Fin lux Display Electronics, which in 1991 became Planar International. 
CdSe thin-film work has been abandoned due to lack of stability and low cycle lifetime of 
the transistors. With the knowledge base of Si technology and the great success of TFT 
active matrix LCDs, it is only natural that there would be interest in Si TFT AMEL. 
Researchers at Fuji Xerox Co. and NTT Electrical Communications Laboratories have 
each published their work related to Si AMEL.' " All of this TFT AMEL work was 
plagued by problems associated with making high voltage thin-film transistors and by 
problems with the quality of the EL thin-film. Next, research published with respect to 
single crystalline Si AMEL is reviewed. 
Two groups have performed AMEL work using single crystalline Si.  In 1982, 
Fujitsu Laboratories described a MOS Si AMEL with a novel two transistor-one zener 
diode pixel architecture.' Similar to the two transistor , two capacitor, cell used by the 18 
University of Gent, the zener diode serves as a voltage divider in series with the EL 
stack. The pixel turns on when the MOS power transistor turns on, shunting the zener 
diode. The full applied high voltage ac signal then drops across the phosphor stack, 
resulting in electroluminescence. Fujitsu demonstrated a 20 x 20 dot matrix display with 
a dot pitch of 0.2 mm. In the last several years, a collaboration between Planar America, 
the David Sarnoff Research Center, Allied Signal Aerospace Corp., and Kopin Corp 
have reported success in building the most ambitious AMEL display yet.2'  39, 40 
Significantly, this was the first group to combine atomic layer epitaxy deposited EL with 
x-Si MOS circuits. The Planar group has demonstrated a 1280 x 1024 pixel display with 
dimensions of 33.2 x 27.3 mm. This small, flat package has a pixel pitch of 24 um and a 
resolution of 1000 1pi. Use of x-Si wafers allow the display's data drivers to be integrated 
into the periphery of the active area.  The display  is  targeted at head mounted 
applications.  It is this display technology that forms the motive for this thesis. These 
displays are more thoroughly described in the next chapter. 19 
3 EXPERIMENTAL TECHNIQUE
 
3.1 Sample Description 
ACTFEL devices can be deposited by physical vapor deposition (PVD) or 
chemical vapor deposition (CVD). All the devices for this study are fabricated using a 
CVD technique referred to as atomic layer epitaxy (ALE). Three substrates are used to 
make test devices: glass, silicon on insulator wafers without patterned active matrix 
circuitry, and silicon-on-insulator wafers with active matrix circuitry. ALE processing is 
discussed first. 
3.1.1 Atomic Layer Epitaxy 
ALE was developed to improve the quality of ZnS and dielectric thin-films used 
in electroluminescent flat panel displays.41 ALE allows increased surface control of the 
growth of thin-films and crystalline layers by deposition of a single atomic layer at a time. 
The components of the desired compound are introduced sequentially to the substrate in 
the vapor phase.  In each cycle of growth, the vapor element is presented with only 
enough bonding sites on the substrate to result in mono-atomic coverage. Mono-atomic 
coverage results if the vapor constituents are chosen and the substrate temperature is 
controlled, such that the binding energy of the monolayer chemisorbed on the surface is 
greater than the binding energy of any subsequent atoms that contact the monolayer. 
The substrate temperature must be high enough to evaporate any atoms that contact the 
surface beyond the first bound monolayer, yet low enough to allow the first layer to 
form. The deposition of ZnS is described next. 
The devices used in this study were fabricated at Planar America in Beaverton, 
Oregon. ALE is used to deposit insulators and phosphor thin-films in a single vacuum 
pump down. This results in the double insulating layer structure shown in Fig. 2.1. The 
substrate temperature is maintained at about 450 °C to encourage single layer deposition. 
The insulators are made up of multiple layers of A1,03 and -no, and are referred to as 
ATO. The insulators and the phosphor layer are each about 2000 A thick. 20 
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Figure 3.1: Atomic layer epitaxy of ZnS thin-films.41 
Deposition of the ZnS phosphor host lattice is illustrated in Fig. 3.1.  Volatile 
compounds are used as the reactants.  First, ZnCl, is introduced and deposits onto the 
substrate surface. Excess gas is purged with nitrogen.  Next, as shown in Fig. 3.1(c), 
H2S is allowed into the reaction chamber. An exchange reaction results in ZnS forming 
on the substrate surface and HCl forming as a waste gas product.  Last, the HC1 and 
excess H2S are purged using nitrogen. The rate of growth  depends on the number of 
reaction cycles and the process is repeated until the desired thickness is achieved. 
Dopants are also introduced sequentially in the vapor phase. The resulting ALE thin-
films are conformal and pinhole- free.  Sharp irregular features of the substrate and 
particle contamination are uniformly covered.  For an active matrix display, rough 
surface topology due to integrated circuit processing is conformally coated. There is no 
shading effect from surface features, as would be found with sputtering or evaporation 
techniques.  ALE film quality is excellent.  Film quality is extremely important in 
preventing dielectric breakdown of AC1'14EL devices because they are subject to electric 
fields on the order of 2 MV/cm. 21 
3.1.2 Passive Samples 
Commercial EL displays are built on high quality glass substrates, such as 
Corning 7059. To separate the phosphor aging effects of operating ALE ZnS:Mn on 
glass from the aging effects associated with the interfacing of silicon circuitry in an 
AMEL, three different substrates are tested.  First, a passive EL stack on glass is tested 
to establish a baseline of the phosphor characteristics. This EL stack takes the form of a 
2 inch by 2 inch piece of glass, ITO as conductor one, the double-insulating EL device, 
and 10 evaporated Al dots that serve as conductor two. The test device area is defined 
by the Al dot area of 0.085 cm2. An EL stack on a passive silicon substrate serves as a 
test vehicle which bridges the gap between the glass substrate and that of a full AMEL 
display. A glass substrate and a passive Si substrate thin-film stack structure are shown in 
Fig. 3.2. 
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Figure 3.2: Passive glass and passive Si substrate phosphor test structures. 
The glass substrate test devices are in the conventional ACTFEL structure. 
However, several features of the passive matrix Si substrate test device deserve mention. 
First, the substrate is a 100 mm diameter silicon-on-insulator wafer.  There are three 22 
main technologies for making SOI from single crystalline Si wafers: separation by 
implanted oxygen (SIMOX), zone-melting recrystallization (ZMR), and wafer bonding.' 
Each SOI technology has a single cystalline Si epitaxial layer that is isolated from the bulk 
Si by an oxide layer. Each Planar America 640 x 480 24 !_im pixel display has an active 
area of 1.77 crn2. The 640 x 480 pixel Planar America displays use SIMOX substrates. 
The passive Si substate test device has 640 x 480 individual pixel bottom electrodes but is 
lacking active matrix circuitry below the electrodes. Instead, there is a titanium tungston 
(TikV) metal common ground plane linking all the Ti\V pixel electrodes. Pixel electrodes 
are formed in vias through a thick field oxide (Si02). A pixel electrode tills 40% of the 
pixel area at the surface of the wafer.  Pixels are placed at a pitch of 24 lam. ALE EL 
films are deposited in a uniform manner over the whole active area of the device and are 
covered by a common sputtered ITO top conductor. Aluminum is used as the final 
metalization layer and connects probe pads to the ITO. Phosphor tests using a glass 
substrate and a passive Si substrate are compared to determine how the Si substrate 
affects phosphor characteristics, such as brightness and aging. Comparing display tests 
from a passive Si substrate device and an AMEL device reveals how the active matrix 
circuitry affects display characteristics such as brightness, gray scale, contrast ratio, and 
aging. 
3.1.3 AMEL Video Graphic Array Displays on SOI substrates 
One goal of this work is to better understand the physical operation of miniature 
VGA active matrix electroluminescent displays being prototyped at Planar America. 
This display's format is 640 columns by 480 rows of 24 am square pixels (1000 1pi). The 
integrated circuit die has dimensions of 18 mm by 14.75 mm by 0.3 mm. The display is 
only 1.7 mm thick when packaged. It emits yellow (585 nm) monochrome light because 
the thin-film phosphor is ZnS:Mn. The active matrix approach allows the addressing 
circuitry to be low voltage CMOS. 
Figure 3.3 is a block diagram of the low voltage addressing circuitry architecture. 
There is one high voltage transistor per pixel to block the EL phosphor excitation. The 
high voltage transistor is a double diffused MOS (DMOS) type. 23 
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Figure 3.3: AMEL VGA display architecture. 
The AMEL image is updated 60 times per second. Each 60 Hz frame period is 
divided into 6 bit fields, making 64 binary gray scale levels possible.  Each bit field is 
divided into an address period and an illuminate period. Grey scale is achieved by time 
averaging the illuminate pulses of the 6 bit planes over one frame period. Every pixel in 
the array is written to during the addressing period. Each row is selected, one at a time, 
while all the data for the selected row is written simultaneously to the columns. At the 
pixel level, referring to Fig. 3.4, the low voltage select transistor is turned on by the 
voltage on the select row.  Concomitantly, data for the pixel is driven onto the data 
column.  This data is stored in the hold capacitor.  Writing the entire display once 
represents one bit field. Next, the data columns are driven to ground for the illuminate 
period. The high voltage AC is applied to the fro (top conductor) of the EL stack 
during the illuminate period.  If the data on the hold capacitor is sufficient, the DMOS 
transistor will be turned on during the illuminate period.  This puts the EL bottom 
electrode near to ground potential, allowing the high voltage AC waveform to drop 
across the EL phosphor stack. Light is emitted, as explained in Chapter 2.  Conversely, 24 
if a zero bit is stored on the hold capacitor, the DMOS transistor will be off during the 
illuminate period. A substantial portion of the high voltage will be blocked by the 
DMOS and the EL will not emit light. 
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Figure 3.4: AMEL pixel circuitry. 
High-resolution miniature AMEL displays are made possible by the use of high 
quality EL thin-films and advances in Si integrated circuits. A cross section of the pixel 
DMOS transistor and EL stack is shown in Fig. 3.5. DMOS transistors employ a lightly 
doped drift region to drop the high potential applied to the drain contact. The buried 
oxide of SOI also helps to shape the electric potential contours to produce high 
breakdown voltage transistors. The potential under the DMOS gate is low enough that 
the transistor channel can be controlled by a digital level voltage. The DMOS transistor 
must be capable of blocking the EL modulating voltage: the potential difference between 
the EL emitting light and the EL being fully off.  Fortunately, even if the high voltage 
transistor breaks down, the high impedance of the EL stack prevents excessive current 25 
from destroying the transistor. Note from Figs. 3.4 and 3.5 that the body is tied to the 
source of the high voltage transistor. When the DMOS transistor is off, positive half 
cycles of the excitation waveform are blocked while negative pulses applied to the EL 
electrode are shunted to ground. This mode of operation keeps the pixel off because the 
ACTFEL device needs an alternating applied field to continuously emit light. 
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Figure 3.5:  AMEL pixel DMOS transistor, EL electrodes, and the EL stack. 
Integrated circuits processed on an SOI wafer exhibit lower power consumption, 
less capacitive loading, and superior isolation between adjacent devices.  Another 
important reason AMEL displays use SOI wafers is that higher breakdown voltage 
DMOS transistors can be fabricated.  The most important and most complex test 
vehicle is the AMEL display with complete active matrix circuitry. 
3.2 Experimental Procedure 
3.2.1 Introduction 
ACTFEL phosphors  are  characterized  electrically  and  optically.  Four 
experimental techniques are used to characterize the phosphors, 3 electrical and one 26 
optical.  The electrical analysis consists of capacitance-voltage (C-V), external charge-
voltage (Q-V), and internal charge-phosphor field (Q-Fp) analysis. A diagram of the 
electrical characterization circuit is shown in Fig. 3.6.  This circuit is referred to as a 
Sawyer-Tower configuration. A Wavetek 395 arbitrary waveform generator creates the 
bipolar ramped pulse used in electrical characterization. This voltage signal is fed into a 
high voltage amplifier based on an APEX PA-85 operational amplifier. A series resistor 
is used to limit the current through the device under test. A sense capacitor is used to 
perform C-V, Q-V, and Q-Fp analysis, as will be further explained. Voltages vi(t), v(t), 
and v3(t), are collected as data using a Tektronix TDS-420 digitizing oscilloscope. The 
voltage data is used to determine the charge flowing through the test device as a function 
of time.  Optical analysis is accomplished by plotting device brightness versus peak ac 
voltage (B-V). 
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Figure 3.6: Circuit diagram for ACTFEL device electrical characterization. 27 
3.2.2 Capacitance-Voltage Analysis 
An EL device is a capacitive structure.  Prior to the onset of charge flowing 
across the phosphor it can be modeled as three capacitors in series; two capacitive 
insulating layers that sandwhich one capactive semi-insulating phosphor layer.  The 
phosphor layer capacitance is shorted when the device conducts charge and emits light. 
Thus, the capacitance of the device changes dynamically as the voltage applied across the 
device exceeds the turn-on voltage.  In analyzing the device it makes sense to plot the 
capacitance versus the applied voltage. The dynamic capacitance is polarity dependent in 
ALE devices so the C-V response is plotted for each polarity of applied voltage. Such a 
plot for an ALE ZnS:Mn device on a glass substrate is shown in Fig. 3.7. 
30.0 
Capacitance vs. Applied Voltage 
Planar Y93-8 D4, ZnS:Mn, dp= 2600 
25.0 
C,PhYs= 26.6 nF/cm2 
C,PhYs= 13.9 n F/cm2 
20.0 
15.0 
10.0 
5.0 
V,, 
0.0 
0  20  40  60  80 
Voltage (V) 
100  120  140 
Figure 3.7: C-V curve for an ALE ZnS:Mn ACTFEL device on a glass substrate. 
A C-V curve is generated by using a capacitor as the sense element in the Sawyer-
Tower configuration.  The sense capacitor value must be large compared to the 28 
capacitance of the device under test. The EL device capacitance for a C-V plot can be 
found from the following relationship (refer also to Fig. 3.6): 
C(t)  i  (3.1) Ay, (t;12 v,(t)) 
dt 
while the current i(t) can be found from the voltage across the sense capacitor: 
dv3 (t)
1(t) = CSENSE  dt
j (3.2) 
The total EL device capacitance can then be found from the measured values by: 
CsEN  dv ,(t)
C(t) = 
SE  _  (3.3)
d[v, (t)  v, (t)] 
C-V analysis is used to determine device capacitances, turn-on voltages, the 
source of phosphor charge, and the existence of large parasitic resistances. The physical 
capacitance of the device is calculated from substituting the thin-film dielectric constant, 
area, and thickness, into the parallel plate capacitor equation: 
phys  E 0E rA  (3.4)
d 
Assuming symmetric insulators, the total capacitance of an ACTFEL stack, C,PhYs, before 
breakdown is simply, 
1  1 2 .  (3.5)
phys  fl phys + 
phys 
t  1- P 
The total device physical capacitance and the total insulator capacitance can be read 
directly from a C-V plot of a device that does not exhibit phosphor bulk space charge 
generation (refer to Fig. 3.7).  If a device has bulk space charge, the measured C-V 
insulator capacitance can overshoot and be greater than the  calculated  physical 
capacitance of the device. 
V, in Fig. 3.7 is the applied voltage at which conduction current in the ZnS 
begins. V corresponds to the turn-on voltage indicated by a Q-V plot.  'V, is the 
voltage at which field-clamping may occur. The slope of the C-V curve gives insight into 
the density of interface states prior to field-clamping by revealing the ability of the 
insulator  phosphor interface to source charge:43 29 
C AC  (3.6) 
,s,s  [ C, AV 
where C, is the total insulator capacitance, Cp is the phosphor capacitance, C, is the total 
measured capacitance before the ZnS layer breaks down, and A is the area. A slow rising 
C-V plot indicates a large density of interface states prior to field-clamping. A steep 
slope in a C-V curve indicates a lower number of pre-clamping interface states. 
Calculated physical values of insulator and phosphor capacitance are compared to 
measured values when interpreting a C-V curve. If the measured and calculated insulator 
capacitances are equal, then the interface is emitting just enough charge to balance the 
slew rate of the applied voltage.  As mentioned previously, if the measured insulator 
capacitance is greater than the calculated capacitance, this indicates space charge is being 
created in the phosphor bulk during charge emission.  The last possibility is that the 
measured insulator capacitance is found to be less than that calculated.  This indicates 
that an inadequate amount of charge is emitted from the interface to match the change 
of the external applied voltage. 
3.2.3 External Charge - Voltage (Q-V) Analysis 
A Q-V plot shows how the external charges associated with the EL device 
operation change as a function of the peak excitation voltage. Again the Sawyer-Tower 
circuit of Fig. 3.6 is employed.  Instantaneous external charge, qex,(t), is obtained from 
voltage v,(t), and the value of the sense capacitor: 
ciext(t) = CsENsEv3(t).  (3.7) 
This charge measured across the sense capacitor is equal to the instantaneous external 
charge  across the ACTFEL stack.  q,(t) is plotted against (v2(t)-v3(t)), the external 
applied voltage of the ACTFEL device, to obtain a Q-V plot. The total insulator and 
device capacitances can be obtained from either a C-V plot or a Q-V plot.  In a Q-V 
plot the dynamic capacitance is represented by the slope of the curve: 
dQ
C =  .  (3.8)
dV 
A Q-V plot for an ALE ZnS:Mn device on a glass substrate is shown in Fig. 3.8. 
An applied bipolar ramped pulse rises between points A and. C. 30 
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Figure 3.8: Q-V plot for an ALE ZnS:Mn ACTFEL device on a glass substrate. 
The ZnS layer is not broken down until beyond point B and this is reflected by the slope 
of the curve which represents the total measured capacitance, C, in the A to B regime of 
the Q-V curve. The turn-on voltage, Vt., is exceeded at point B resulting in the flow of 
conduction current, Q :cond.  The conduction current flowing through the phophor is 
equal to the measured external conduction current.  flows from point B until point 
D, when the applied voltage begins to decrease. During time C-D, the applied voltage is 
constant at its maximum value and a relaxation charge, Q +relax) is revealed by the curve. 
Portion D-E of the Q-V curve corresponds to when the applied voltage returns to zero 
volts; most ACTFEL devices exhibit only displacement charge flow during this portion 
of the waveform. From E to F, when the applied voltage is zero, the externally detected 
charge that is emitted from interface states and is transported across the phosphor layer 
due to the existence of a polarization field in the phosphor is denoted Qe+,,k.  The 
charge that is present when the applied voltage begins to swing negative is known as the 
external polarization charge, Q"p,.  The charges due to the negative going applied 
voltage pulse can be similarly described. 31 
3.2.4 Internal Charge - Phosphor Field (Q-Fp) Analysis 
Whereas Q-V analysis measures externally detectable charge movement for an 
ACTFEL device, Q-Fp analysis shows the internal movement of charge within an 
operating device. A sense capacitor is used in the Sawyer-Tower configuration to obtain 
data, just as in a Q-V measurement. The instantaneous charge, Ct), is plotted against 
the instantaneous average electric field in the phosphor, fp(t). The instantaneous charge 
in the phosphor is given by:' 
C + 
qt (t) =  C [v2 (r)  1(0].  (3.9) C SE1VSEV 3(0 
The instantaneous average electric field in the phosphor is found from: 
1  C SENSEV 3(t)  [v2 (t) fp(t) =  v,(011  (3.10) 
Ci 
A Q-Fp plot for an ALE ZnS:Mn ACTFEL device on a glass base is shown in Fig. 3.9. 
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Figure 3.9:  Internal charge-phosphor field plot. 32 
A symmetric bipolar ramped pulse waveform is applied to an EL device for 
electrical characterization measurements. The waveform and Q-Fp curve of Fig. 3.9 are 
tagged with corresponding labels. As the excitation waveform rises from point A to B, 
the internal phosphor field increases, as is expected for a capacitive structure.  Point B 
marks the turn-on voltage for this EL device. Conduction charge, Q +cond, is transferred 
during the time period A-D.  Conduction charge is responsible for impact exciting 
luminescent centers to produce light.  The steady-state field is established during the 
rising edge of the applied voltage waveform above the turn-on voltage, as an internal 
field opposing the applied voltage is set up by electron transfer across the phosphor. 
The phosphor field relaxes (charge 0  flows) between points C and D while the -. 4rela-x 
applied voltage is constant at its maximum value  .  Charge stored in interface states leaks 
from shallow interface traps when the applied voltage goes to zero, giving rise to the 
designation Q+,,,. The charge that is left at point F is known as the polarization charge. 
The polarity of Q'pol is such that it aids the next applied voltage pulse. Consequently, the 
turn-on voltage is less than the threshold voltage of a device with no excitation history. 
The Q-Fp cycle repeats itself, but in an opposite sense, for the negative applied voltage 
pulse. The internal charges revealed by a Q-Fp plot illustrate the physical operation of 
the device and highlight the physical attributes which must be considered in optimizing 
an EL device. 
The next chapter  describes  the AMEL display  characterization  system. 
Additionally, some aspects of integrated circuit characterization are briefly presented. 33 
4 AMEL DISPLAY CHARACTERIZATION 
4.1 Introduction 
An active matrix electroluminescent display is a complex system. Active matrix 
display circuits on SEM substrates and ALE electroluminescent thin-films on silicon 
substrates are recent developments. There are many aspects involved in the physical 
characterization of an .AMEL display: 
1.  Brightness as a function of waveform. 
2.  Contrast ratio as a function of waveform. 
3.  Power consumption as a function of waveform. 
4.  Electrical characterization of the phosphor (Q-V, Q-Fp, C-V). 
5. ACTFEL film quality and uniformity. 
6.  Aging characteristics of the IC and of the phosphor. 
7.  Process compatibility between the IC and the ACTFEL fabrication. 
The focus of this work is characterization of ALE ZnS:Mn phosphors, deposited 
on a VGA AMEL display with a 24 jam pixel pitch. This chapter first describes a study 
of display characteristics measured with the phosphor excited by different wave shapes. 
The phosphor and the silicon  circuitry together determine the complete display 
performance.  Aspects of the IC characterization are discussed near the end of this 
chapter. Probing of the active matrix circuitry prior to EL deposition is introduced. 
4.2 AMEL System Control and Data Acquisition 
The system shown in Fig. 4.1 has been put together in order to probe, measure, 
and document AMEL display electrical and optical performance. System control and 
data acquisition are accomplished with a personal computer (PC) running software 
written using Microsoft Visual Basic. The PC uses GPIB communications to program a 
Wavetek arbitrary waveform generator and  to  collect measured data from an 
oscilloscope. An AMEL custom control box, designed and built by Planar America, is 
used to provide data and control signals to an AMEL, display under test. 34 
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Figure 4.1: System for AMEL display characterization. 
A signal from the custom control box triggers the Wavetek to originate a burst of 
kilohertz frequency cycles. This burst of cycles is passed through a linear amplifier with 
high voltage DC supply rails. The output of the amplifier, a high voltage burst of cycles, 
is applied to an EL device to cause luminescence. A luminance meter communicates 
with the PC through a serial port. This setup takes brightness-voltage curves of AMEL 
and passive test devices, and electrical characterization curves (Q-V, Q-FE and C-V) of 
passive phosphor test structures.  Software is in place to automatically collect data at 
specified periods for aging tests. 35 
A wafer probe station  is used to probe uncut and cut display die.  The 
microscope optics and video system are required to do accurate probing of the devices 
for testing.  A magnification range of 50 to 800 times  is  possible.  The lower 
magnification is used to line up the probes of the probe card, to energize and control an 
AMEL display, and for macro observations of working displays.  High magnification is 
required to place micro-manipulator probes into areas as small as 20 tam on a side to test 
pixels and monitor control signals. 
The best way to record macroscopically observable display defects is to capture 
an image of them. A video frame grabber card is available to record optical display 
output information off the CCD microscope camera. Two other possible methods of 
capturing the display output image are with a video cassette recorder or with a video 
printer.  However, a frame grabber allows image data to be stored and transmitted 
digitally. 
4.3 Waveform Study 
The integrated circuit AMEL display is driven with high voltage waveforms that 
are unlike any used in a commercial glass substrate EL display.  In the conventional EL­
on-glass displays, the high voltage driving waveform is a ramped bipolar pulse at a 60 
hertz refresh rate. The conventional EL display is addressed and excited one row at a 
time. The glass substrates are several inches in diagonal and the pixel pitches are several 
hundred microns.  In the AMEL approach, first the entire bit plane is addressed, and 
then all the pixels are excited simultaneously. The VGA AMEL display is only about 
one-half inch on a side and the pixel pitch is 24 um. New high voltage drive schemes are 
necessary for a head-mounted AMEL display to achieve the desired brightness and gray 
scale. A burst of kilohertz frequency high voltage cycles are used to excite the EL device 
to achieve high brightness. Gray scale shading is accomplished in an AMEL display by 
changing the number of excitation cycles the display sees during each refresh period. 
An EL excitation waveform study was undertaken to examine how different high 
voltage wave shapes affect the important display parameters of brightness, power 
consumption, and gray scale linearity.  The test vehicle is a passive Si substrate of the 
type shown in Fig. 3.2. An SOI Si wafer serves as the substrate with a first conductor of 
titanium-tungsten.  The first conductor is defined by photolithography to be pixel 36 
electrodes, with 40°./0 till factor, on a 24 µm pixel pitch. The format is 640 by 480 pixels. 
A titanium-tungsten ground plane connects all the pixel electrodes together below the 
integrated circuit field oxide.  The test device differs from a fully addressable AMEL 
device because a ground plane is deposited in place of the active matrix circuitry. 
Otherwise, the processing and dimensions of the test device are exactly the same as an 
actual AMEL display. The phosphor is ALE ZnS:Mn, Planar America recipe 1.2.  All 
the waveforms used are 4.8 kHz, 160 V peak, with a 55 Hz refresh rate.  The three 
waveforms compared in this study are a sine wave, a triangular wave, and a square wave. 
The waveforms are shown in Fig. 4.2. 
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Sine wave freq = 4.7 kHz  r 55 Hz refresh rate 
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55 Hz refresh rate 
El threshold + 40 V amplitude 
Figure 4.2: Waveforms compared in passive Si substrate study. 
One of the most important display parameters is brightness. The plot of Fig. 4.3 
shows the brightness for each of the test waveforms at gray scale levels of 1, 2, 4, 8, 16, 
and 32 cycles per refresh period (55 Hz). The applied waveform peak voltage, frequency, 
pulse width, and slew rate determine the brightness of an ACTFEL device.  Display 
brightness generally increases as any of these specifications increase. On and off voltages 37 
for a display are dictated by the characteristics of a brightness voltage (B-V) curve. The 
on voltage is usually chosen as 40 V over threshold because this is where the phosphor 
brightness starts to saturate significantly. Of course the off voltage across the EL stack 
must be some value below the device threshold. 
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Figure 4.3: Brightness versus number of cycles per refresh period. 
From Fig. 4.3, note that the sine and square waveforms are brightest at the 
higher gray scale levels. The triangle waveform is 5 `)/0 less bright than the sine wave at 
32 cycles per refresh period.  Also note from the figure that the brightness increases 
linearly as the number of cycles increases for each of the different types of waveforms. 
This brightness linearity shows that any of these waveforms can be used to implement 
gray scale shading by changing the number of excitation cycles per refresh period. 
Peak voltage and frequency are equal for the sine, triangle, and square waveforms 
being compared. Any difference in power consumption and luminance between these 
waveforms is due to the difference in their pulse width above the threshold voltage and 
in their rising edge slew rates. The peak transient current through the device and the 
peak instantaneous power consumed both occur as the threshold voltage is exceeded on 
the rising edge of the applied voltage pulse. The instantaneous power consumed by an 
ACTFEL device  is  related to the slew rate of the driving waveform and the 
instantaneous capacitance: 38 
dv(t)
p(t) = i(t)- v(t) = [C(t)  ] v(t)  (4.1)
dt 
The capacitance of EL devices change dynamically such that it is equal to: c" below 
threshold and Ceffective during steady-state field operation. To a first approximation, one 
would expect that the waveform with the highest rising edge slew rate would also 
consume the most power. Figure 4.4 shows that the square wave, with the highest slew 
rate of 5.3 x 106 V/sec, consumes the most power. The triangle waveform has the 
lowest slew rate at 3 x 106 V/sec and consumes the least power. The sine wave falls 
between these two extremes. 
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Figure 4.4: Power consumed versus cycles per refresh period. 
It is instructive to look at the instantaneous power for sine, triangle, and square 
wave excitation of the passive Si substrate device.  Voltage and power waveforms are 
shown in Fig. 4.5. The EL device is a capacitive stack; this accounts for the form of Eq. 
4.1. Figure 4.5 shows that not only does the square wave consume more power, but that 
it does it in a fashion which places greater demands on EL thin-film quality. The high 
voltage slew rate of the square wave causes a large current spike and a concomitant 
power spike.  High current and power spikes are more likely to cause a propagating 
burnout at a thin-film defect. Alternatively, the power and current that result from the 
sine and triangle wave excitation are smoother and demand less peak current from drive 
electronics. 39 
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Figure 4.5: Instantaneous power for sine, triangle, and square wave. 
Brightness and power consumption are used to compute the luminous efficiency 
shown in Fig. 4.6.  This is not the phosphor luminous efficiency, but a measure of the 
brightness-power efficiency for the device being tested with the given driving waveform. 
The real power consumed in the phosphor is  small and the phosphor luminous 
efficiency is quite high.  Referring to Fig. 4.6, the triangle waveform has the highest 
luminous efficiency, at each gray scale level, for the device tested. The triangle waveform 
represents the best compromise for achieving the highest brightness while consuming 
the lowest power. 40 
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Figure 4.6:  Device luminous efficiency (brightness/power per unit area). 
4.4 Electrical Characterization with Different Drive Waveforms 
This section describes phosphor electrical characterization tests performed in 
order to better understand how different high voltage excitation waveforms result in 
different phosphor brightness and device power consumption. The three waveforms 
examined are a sine wave, a triangle wave, and a square wave. Electrical measurements 
are made while exciting a passive Si substrate EL sample with a 6 kHz, 4 cycle burst, at a 
60 Hz refresh rate.  First, phosphor field and instantaneous light output measurements 
are presented. Then, external charge  voltage and internal charge  phosphor field test 
results are discussed. 
Fig. 4.7 shows the internal phosphor field and light output from a passive Si 
substrate EL device driven with three different waveforms. The phosphor field values 
are obtained as explained in Section 3.2.4. The light response is measured by feeding the 
output from a Si photodiode into an oscilloscope input.  First, notice from the figure 
that the peak electric fields for the sine, triangle, and square wave voltages are all nearly 
equal.  At 6 kHz, the sine and triangle wave phosphor electric fields also look nearly 
identical, resulting in their measured instantaneous light output being nearly equal. 41 
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Figure 4.7: Phosphor field and photodiode response versus time. 
The square wave light output is significantly greater than that of the sine and 
triangle waveforms. This is a result of the square wave exceeding the threshold field for 
a longer time or because the square wave has a much faster rising edge rate. To more 
precisely determine why the square waveform is brighter, electrical characterization tests, 
as described in Chapter 3, are carried out using the sine, triangle, and square wave 
functions. Recall from Chapter 3 that the normal high voltage EL excitation waveform 
used in electrical testing is a bipolar ramped pulse with 5 psec rise time, 30 gsec width, 5 
psec fall time, and a frequency of 1000 Hz. 
The graph shown in Fig. 4.8 is made by plotting the external charge 
versus the instantaneous voltage for four consecutive cycles of the waveforms of interest. 
The burst frequency is 6 kHz and the refresh rate is 60 Hz. The outermost four curves 
are from the square wave excitation. The innermost curves result from the triangle wave 
excitation. The curves resulting from the sine wave excitation are slightly larger than 
those for the triangle wave. 42 
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Figure 4.8: External charge - applied voltage using three different waveforms. 
The area enclosed by a curve in a Q-V plot is equal to the power consumed 
during that cycle (charge movement multiplied by voltage). These curves show that the 
power consumed by the square wave is about twice that enclosed by the triangle or sine 
waveforms. 
Since the excitation used in making Fig. 4.8 is a burst of four cycles, there is no 
dead time that results in external leakage charge between cycles or between opposite 
polarity half cycles (points AJ and EF). This results in a larger polarization charge being 
available to assist the next externally applied rising edge pulse in breaking down the 
phosphor. A greater polarization charge results in a lower turn-on voltage (points B and 
G) and greater overall charge transfer across the phosphor for the same applied voltage 
pulse. The relaxation charge component (points C-D and H-I) is evident for the square 
wave excitation but, as expected, there is little relaxation charge for the sine or triangle 
waveforms since the external voltage continuously slews for these two waveforms. 
Relaxation charge is transferred while the excitation waveform is at its peak and is named 
after the accompanying phosphor field relaxation that occurs. 43 
It appears from the Q-V curve of Fig. 4.8 that it  is the relaxation charge 
component of the square wave that is responsible for the difference between the amount 
of charge moved by the different wave shapes.  All three waveforms move about the 
same amount of external charge in reaching their peaks. However, it is the time above 
the turn-on voltage that works in moving greater charge for the square wave, and 
consequently results in a greater brightness. 
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Figure 4.9: Internal charge - phosphor field plot for alternate waveforms. 
Figure 4.9 displays internal charge  phosphor field curves for a 6 kHz burst of 4 
cycles using a sine wave, a triangle wave, and a square wave.  As an aside, Fig. 4.9 
demonstrates why a ramped bipolar pulse is normally used for EL phosphor electrical 
characterization; device physics features that are readily apparent with the ramped bipolar 
pulse are masked with these other waveforms.  Nonetheless, there is  still useful 
information in these curves about how the phosphor reacts to different high voltage 
stimulii. Just as with the Q-V curves shown in Fig. 4.8, all three waveforms move about 
the same amount of charge in reaching their peak voltage, but only the square wave gets 44 
a boost of relaxation charge as it maintains its peak voltage from point C to I) ( or II to 
I for the negative half cycles). 
The total conduction charge for the square wave is about 4.5 pE/cm2 while the 
total conduction charge for the sine wave is about 3 pC/cm2. The triangle wave moves 
about 2.5 pC/cm2. The area of the sample is 0.708 cm2. The total charge moved and 
the measured integrated brightness for each waveform are summarized in Table 4.1. 
Waveform, 6 kHz burst,  Internal phosphor conduction  Measured integrated 
4 cycles, 60 Hz refresh rate  charge (pC/cm2)  brightness (ft-L) 
Square Wave  4.5  7.25 
Sine Wave  2.8  6.23 
Triangle Wave  2.5  5.60 
Table 4.1: Internal charge transferred and integrated brightness. 
Notice from Table 4.1 that while the square wave moves 60% more internal 
charge than the sine wave does per cycle, it is only 16% brighter.  The square wave 
transfers 80% more charge than the triangle waveform per cycle, yet it  is only 30% 
brighter. The sine wave moves 12% more charge than the triangle wave and is 11% 
brighter. The Q-F, curves of Fig. 4.9 give some clues as to the cause of the inefficiency 
of the square wave in  translating the extra charge movement into  light output. 
Relaxation charge accounts for the extra charge flow caused by the square wave. The 
necessary conclusion here is that the flow of charge after the waveform has reached its 
peak (i.e. the relaxation charge) is less efficient in producing photon output than is the 
charge that flows during the slewing portion of the applied voltage waveform. This is 
because the flow of relaxation charge causes a reduction in the phosphor field to below 
2.5 MN /cm (see Fig. 4.9), the apparent threshold field necessary to cause impact 
excitation in this device. 
This waveform study is performed in order to determine the optimal high voltage 
waveform for driving AMEL head-mounted displays. A passive Si substrate AMEL test 
device is subjected to a sine, a triangle, and a square wave. The square wave is about 16% 45 
brighter than the sine and 30`),4, brighter than the triangle, but also consumed the most 
power.  In addition, the high voltage slew rate of the square wave results in high peak 
currents and high instantaneous power, placing greater challenges upon thin -film quality. 
The square wave results in the lowest luminous efficiency.  Electrical characterization 
tests reveal that the square wave transfers much more charge than the sine or triangle 
waveforms, resulting in more power consumption but only incrementally more light. A 
Q-Fp plot reveals that the extra charge transferred by the square wave is largely relaxation 
charge.  Relaxation charge flow reduces the phosphor field below the threshold field. 
Thus, it contributes very little to light output but consumes a lot of power. 
The triangle waveform boasts the best luminous efficiency by spending the least 
amount of time peaked above the threshold field, resulting in the least amount of low 
efficiency relaxation current.  The triangle waveform also presents the lowest slewing 
voltages to the capacitive load, resulting in lower current and power consumption. The 
sine wave luminous efficiency falls between that of the triangle and square waveforms. 
4.5 Electrical Characterization of an Active Matrix Electroluminescent Display 
It is desirable to ascertain how EL phosphors deposited on top of Si active 
matrix circuitry will change with aging.  The OSU EL research group has typically 
performed this through electrical testing of the type described in Chapter 3.  However, 
collecting electrical characterization data from an AMEL display using the Sawyer-Tower 
configuration is complicated by the fact that the AMEL display must be addressed 
properly to turn on the device pixels. 
Placing a sense capacitor between an AMEL device and ground leaves the display 
without the proper reference for correctly addressing pixels.  Placing a sense element in 
series with the power going to the display results in the need to discern small changes 
across high voltages on either side of the sense capacitor. This is a problem because the 
digital oscilloscope is least accurate (less than one bit resolution) with the vertical scale 
set to its highest range. However, because of the way that the DMOS device associated 
with each pixel is made, the above complications are only true for the positive-going half 
cycles of the high voltage excitation waveform. 
The DMOS transistor for each pixel has its source tied to its body.  Positive 
voltage applied to the drain of the high voltage transistor is blocked if the transistor is 46 
turned off. Negative voltages applied to the drain of the DMOS are presented with the 
n side of a diode to ground. This allows collection of the negative half cycle Q-V data 
from an AMEL display which has a sense capacitor in series with it and ground. Such a 
plot is shown in Fig. 4.10. 
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Figure 4.10: External charge - voltage curve for a VGA AMEL display. 
The measured insulator capacitance in Fig. 4.10 is 43.6 nF/cm2  ,  which is very 
close to the calculated value of 43.7 nF/cm2. The measured total capacitance for the 
AMEL display is 22.6 nF/cm2 versus 18 nF/cm2 calculated.  This plot does provide 
useful information on the negative half cycle of the applied voltage. As noted previously, 
the area of the Q-V curve is equal to the power transferred. The polarity of the applied 
voltage is referenced to the last deposited conductor in the EL device stack.  For an 
inverted structure EL device, which includes any EL device with an opaque substrate, the 
last deposited conductor will usually be transparent indium-tin-oxide (ITO). 47 
4.6 Active Matrix Integrated Circuit Display Probing 
During the first two years of the AMEL program development at Planar America 
much of the effort was devoted to the development of a reliable thin-film phosphor 
deposition process. The phosphor thin-film yield tended to hide the Si integrated circuit 
yield. Many strange and unexplained observations were made: pixel coupling, substrate 
biasing effects, display sensitivity to incident light, and display slow turn off.  It should be 
remembered that the AMEL SOI circuit processes are also new and still under 
development.  Now, the excellent EL thin-film yield allows AMEL developers to 
concentrate more on IC process improvement. A method is needed to check the 
AMEL circuit operability prior to the wafer being subjected to the stresses of the EL 
thin-film and final metal processes. This section briefly presents a method for probing 
the pixel electrodes in an AMEL device, prior to the deposition of the phosphor stack. 
A 640 by 480 VGA AMEL device has 307,200 pixels  AMEL displays under 
development have more than a million pixels.  Testing individual pixels prior to the 
phosphor deposition is useful as a troubleshooting tool, but is impractical for production 
die.  Individual pixel probing is used with success by Planar America to map large 
blacked out areas of a display, as well as for finding individual malfunctioning pixels. The 
location of defects on a wafer is very helpful to engineers trying to resolve process 
discrepancies. 
In an AMEL device, the bottom electrode is made from a titanium-tungsten 
alloy. The dimensions of the bottom electrode are approximately 15 by 15 microns. A 
fine tungsten fiber probe tip can be used to contact the electrode without causing 
scoring of the surface. The test setup is shown in the Fig. 4.11. 
The illumination gate signal from Planar's AMEL control box is used as a test 
signal. Using the illumination pulse is convenient because the AMEL control box takes 
care of the necessary timing between the addressing and illumination periods of display 
operation. The illumination pulse is fed into an external 1 megaohm resistor in series 
with a tungsten fiber probe. 48 
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Figure 4.11: AMEL pixel electrode probing test setup. 
The tungsten fiber probe is landed on a pixel electrode (this testing is done 
before the EL phosphor stack and final metal layer are deposited). The external one 
megaohm resistor and the AMEL circuit resistances form a voltage divider.  An 
oscilloscope is used to monitor the illumination pulse amplitude at the center node of 
the voltage divider. 
The AMEL pixel to be tested is addressed by the AMEL control box.  If the 
pixel is addressed off, the DMOS transistor of the pixel is off and the node at the pixel 
electrode appears to be an open. Consequently, the illumination gate voltage applied at 
the node will be near to its original peak of 5 V. If the pixel being tested is addressed on, 
then the DMOS transistor will be turned on and will conduct. The resistance from the 
pixel electrode to ground will be something less than 100 kOhm for a correctly 
functioning pixel. A 10 to 1 voltage divider is formed with the external 1 megaohm 
resistor.  The oscilloscope voltage  is  approximately one-half volt for a correctly 
functioning pixel.  The same method is used to determine the data line resistance by 
probing a test pad at the end of the data line in an AMEL display. 49 
5 SINE BURST EXCITATION AGING OF PASSIVE ALE ZnS:Mn 
ACTFEL SAMPLES 
5.1 Introduction 
The interest in EL is due to its thin-film form and electrically stimulated light 
emitting properties.  This work probes  the  relationship  between the  electrical 
characteristics measured across the thin-films and the resulting light output response. 
This chapter presents the results of a sine waveform aging experiment.  Electrical and 
luminance response parameters are measured as the samples are aged with one and six 
kilohertz sine wave bursts at 50% and 100% duty cycle. The objective of the study is to 
examine the aging of ALE EL devices subjected to sine wave burst excitation with 
varying refresh rate and number of burst cycles. 
5.2 Sine Burst Waveform Aging of Glass Substrate Samples 
5.2.1 Description of Samples 
This sine burst waveform aging experiment was developed with Scott Robinson 
and Brad Aitchison of Planar America. The two vehicles for the study are glass and 
passive silicon substrate samples deposited using Planar America ZnS:Mn phosphor 
recipe 1.2.  The glass substrate samples are in the standard EL stack, as described in 
Chapter 3.  Glass substrate sample aging results are presented first.  The glass sample 
results are then compared with the results from recipe 1.2 passive Si substrate samples. 
5.2.2 Sine Burst Waveform Aging Experiment Description 
EL high voltage sine burst drive frequencies of 1 kHz and 6 kHz are used in the 
aging experiment variations described by Table 5.1.  Notice from Table 5.1 that within 
each set of experiments, where a set is defined by the sine burst frequency of 1 kHz or 6 
kHz, the sample is exposed to the same number of high voltage cycles over the aging 
period.  The difference between aging runs is the refresh rate and number of burst 
cycles.  This experiment measures the aging effects of varying the refresh rate and 
number of burst cycles. 50 
Sine Burst  I Number of Cycles in  Refresh Rate  I Duty Cycle  Hours 
Frequency  each Burst  Aging 
1 kHz  continuous  100%  12 
1 kHz  8 cycles  60 Hz  50°0  24 
6 kHz  continuous  100%  12 
6 kHz  50 cycles  60 Hz  50%  24 
6 kHz  8 cycles  360 Hz  50°/0  24 
Table 5.1: Glass substrate sine burst excitation aging experiments. 
Brightness-voltage curves for this experiment are taken with 8 cycles of 1 kHz 
sine burst repeated at a 60 Hz refresh rate (50% duty cycle).  The electrical charge 
measurements are obtained using an excitation  consisting of alternating polarity 
trapezoidal shaped pulses, each 30 as wide, with 5 lasec rise, and fall times  .  The positive 
reference for reporting electrical characteristics is taken to be with respect to the last 
deposited interface. For glass substrate samples, the positive reference is with respect to 
the side with the aluminum conductor.  In silicon substrate samples, the positive 
reference is taken to be the fro side of the inverted stack, which is viewed from the side 
of the last deposited conductor.  It is necessary to assign a polarity convention because 
of the polarity- dependent electrical and luminescent response of ALE grown devices. 
Electrical characterization and brightness-voltage measurements are taken at 0, 1, 2, 6, 12, 
and 24 hours. 
5.2.3 Changes in Conduction Charges 
The experimental  results  are  derived from Q-F1 Q-V, C-V, and B-V 
measurements. Aging trend charts are presented for each polarity of conduction charge, 
leakage charge, and polarization charge.  The trends in conduction charge are shown 
next, both the positive conduction charge changes and the negative conduction charge 
changes are considered in turn. 51 
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Figure 5.1:  Positive conduction charge versus aging time. 
Conduction charge is associated with electron transport across the phosphor 
during an applied voltage pulse.  These electrons are important because they impact 
excite luminescent dopants as they traverse the film. The trends for positive conduction 
charge versus time for each aging experiment are displayed in Fig. 5.1. Note from the 
first two hours of the trends, that in the experiments grouped by burst frequencies of 1 
kHz and 6 kHz, the aging is similar, without regard to the duty cycle of the driving 
waveform. This implies a distinct burn-in aging mechanism in the first two hours of sine 
wave excitation, independent of excitation signal duty cycle. 
Figure 5.2 gives the trend charts for negative conduction charge versus aging 
experiment and time. Again notice that the first two hours of aging exhibit a similar 
trend, independent of duty cycle of the driving waveform.  The 1 kHz negative 
conduction charge for 100% duty cycle and for 50% duty cycle each rises and peaks 
before they diverge and decline. The 6 kHz trends are less definitive but all decline with 
similar slope in the first two hours. 52 
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Figure 5.2:  Change in negative conduction charge versus aging time. 
The bar chart in Fig. 5.3 summarizes the overall changes in conduction charge 
for this set of experiments.  It is evident that the changes in conduction charge are 
dependent on the sine burst frequency and number of cycles of excitation that the 
sample is exposed to over a given period. Varying the refresh rate and the number of 
burst cycles, while maintaining the same duty cycle, does not significantly vary 
conduction charge aging trends. 
Sine burst aging causes the positive conduction charge to decrease more than the 
negative conduction charge. When a positive voltage is applied to the aluminum contact 
on the side of the last deposited interface, electrons are sourced from the first deposited 
interface.  Conduction charge from the first deposited interface changes more with 
aging. 
Consider that the ZnS host matrix is deposited on an amorphous insulator to 
form the first interface. This results in poor crystallinity due to nucleation and growth 
on an amorphous insulator.  The second phosphor-insulator interface is formed by 
deposition of the insulator upon the ZnS crystal.  This top interface suffers some 53 
processing-induced damage due to sputter bombardment.  These conditions induce 
defects in the ZnS crystal at both interfaces. 
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Figure 5.3:  Decrease in conduction charge for each aging experiment. 
Defects serve as electron trapping and sourcing states. The defect energy profile 
at the first deposited interface changes more during aging than does the defect energy 
profile at the last deposited interface. However, as will be elucidated upon further in the 
summary to this chapter, most of the asymmetry in ALE ZnS:1\1n ACTFEL devices  is 
attributed to chlorine incorporation during deposition and chlorine migration in the film 
during aging. 
Note from Figs. 5.1 and 5.2 that both the positive and negative conduction 
charge approach the same values at the end of the aging experiments.  The 6 kHz 
experiments all ended with conduction charges, both positive and negative, of about 1.6 
pC/cm2. Both the positive and negative conduction charges for the 1 kHz experiments 
ended at about 2.0 pC /cm2. The positive conduction charges in all experiments started 
at about 2.6 pC/cm2 , while the negative conduction charges all started at about 2.3 
pC/cm2. All of the charge available to transit across the phosphor thin-film and create 54 
light is trapped between the two insulators of the stack. The first deposited interface 
starts out with greater capacity to source electrons from traps, but with aging, both 
interfaces approach the same capacity to source conduction electrons. 
Several observations arise from an analysis of the aging trends for conduction 
charge.  First, conduction charge emitted from the first deposited interface decreases 
about 10% more with aging than does the conduction charge sourced from the last 
deposited interface. Second, both interfaces tend, with aging, toward the same capacity 
to source conduction charge electrons. Third, the decreases in conduction charge as the 
samples are aged is a function of the number of excitation cycles the sample is exposed 
to: there is no dependence on duty cycle or refresh rate. Finally, in the first two hours of 
aging the positive conduction charge trends seem to be only dependent on the burst 
frequency and independent of the duty cycle.  Overall the conduction charges for the 6 
kHz experiments decreased about twice as much as the conduction charges in the 1 kHz 
experiments, while the 6 kHz samples are exposed to six times the number of aging 
cycles. The conduction charge aging trends can be better understood by looking at the 
changes in leakage charge and polarization charge. 
5.2.4 Changes in Leakage and Polarization Charges 
Recall that the leakage charge in ACTFEL electrical characterization arises from 
charge being released from shallow interface traps after the applied voltage returns to 
zero. For electrical characterization measurements, the excitation voltage is a symmetric 
bipolar trapezoidal pulse with 500 t.tsec between the start of alternating polarity pulses. 
The aging trends in conduction charge can be explained in terms of the aging trends in 
leakage and polarization charges. Equation 5.1 for conduction charge is derived from a 
Q-F curve. 
1,1+ 
(5.1)
VCOND  QP0L+ V'LEAK QP01,4­
Changes in conduction charge result from changes in polarization and leakage 
charge. Note from Eq. 5.1 that changes in positive and negative polarization charge are 
equally  reflected  in  changes  in  both  positive and  negative  conduction  charge. 55 
Differences in the positive and negative conduction charge must  come about by 
differences in the positive and negative leakage charge, respectively. Figures 5.4, 5.5, and 
5.6, present the measured changes in the leakage charge during each of the five aging 
experiments. 
A cursory review of Figs. 5.4 and 5.5 reveals that positive conduction charge 
changes more than negative conduction charge because the positive leakage charge 
changes so much more than the negative leakage charge.  In fact, the negative leakage 
charge changes very little during these aging experiments.  Positive leakage charge 
decreases over the aging time while the negative leakage charge remains nearly the same. 
This suggests that the total number of shallow interface traps in the last deposited 
interface decreases over time while the shallow interface traps in the first deposited 
interface remains nearly the same. 
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Figure 5.4:  Change in positive leakage charge versus aging time. 56 
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Figure 5.5:  Change in negative leakage charge versus aging time. 
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Figure 5.6:  Percent decrease in leakage charge versus aging. 57 
Less polarization charge results in less leakage charge.' The amount of charge 
which leaks back across the phosphor during the zero bias portion of the excitation 
voltage depends on the internal phosphor field during this time. The internal phosphor 
field is set up by the polarization charge stored at the interface during the previous 
voltage pulse. Qp01 is defined as the internal charge still stored at the phosphor-insulator 
interface just prior to the onset of the next voltage pulse.  Figures 5.7, 5.8, and 5.9 
address the measured changes for both polarities of polarization charge. 
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Figure 5.7:  Positive polarization charge versus aging time. 58 
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Figure 5.8:  Negative polarization charge versus aging time. 
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Figure 5.9:  Percent decrease in polarization charge versus experiment. 59 
No dramatic trends are evident in the polarization charge plots. In general, both 
polarities of the polarization charge decrease for all the aging experiments. The 1 kHz, 8 
cycle, 60 Hz refresh experiment has the most peculiar trends, with some periods of 
increased polarization. In Fig. 5.8 for the negative polarization charge trends, the 6 kHz 
experiments  all ended at about 6.5 µC /cm-.  The negative polarization  kHz 1 
experiments inexplicably diverge. Overall, the differences between trends in polarization 
charge for each of the experiments are not dramatic or systematic enough to expose any 
fundamental physics. The electric field trends are reviewed next, before considering the 
C-V measurements. 
5.2.5 Electric Field Aging Trends 
Figures 5.10 and 5.11 show the changes in steady-state field, F, due to device 
aging. The negative field (created by applying a positive voltage to the Al contact) in 
each of the Q-17, curves for these samples did not field clamp as did the positive electric 
field. The negative field has a rounded peak because it continued to rise with the applied 
voltage instead of clamping. Absence of field-clamping is also indicated by the effective 
insulator capacitance in the positive C-V curves not increasing to that of the expected 
physical insulator capacitance. The magnitude of F gives an indication of the energy 
level of the deepest conduction electrons liberated from interface traps. 
Overall the magnitude of the electric fields in this experiment did not change 
very much.  It is interesting to note that the positive electric fields in the  1 kHz 
experiments both increased slightly while all other field magnitudes decreased. 60 
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Figure 5.10: Magnitude of the steady state phosphor field versus aging. 
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Figure 5.11: Change in the average phosphor field versus experiment. 61 
5.2.6 Capacitance-Voltage Measurements of Glass Substrate Samples 
Capacitance-voltage measurements are taken at 0, 1, 2, 6, 12, and 24 hours during 
each aging experiment.  Figures 3.12 through 5.16 display the C-V curves for the glass 
substrate test samples. All of the C-V curves have some common features. 
First consider the positive half of these C-V curves.  Generally when the Al 
voltage is positive, such that electrons are emitted from the first deposited interface, the 
first C-V curve rises to a plateau near the calculated value of the physical insulator 
capacitance. Then the C-V curves soften and shift lower as the device ages. In each case 
the curves soften to the point of having no discernible positive inflection point, 
indicating a drastic lowering of the positive effective insulator capacitance.  As aging 
progress, the first deposited interface density of states in the pre-field-clamping regime 
increases.43  That is, there are more electron traps forming in the first deposited 
interface.  Aging also causes the first deposited interface to change such that there is 
insufficient charge emission to keep up with the ramping of the externally applied 
voltage. Many of the new interface states appear to be shallow, as indicated by softening 
of the initial breakdown point of the phosphor. 
The negative C-V curves are indicative of what is happening in the last deposited 
interface as the device ages. In general, the negative half of the C-V curves in Figs. 5.12 
through 5.16 shift rigidly along the voltage axis.  The 1 kHz negative C-V curves shift 
rigidly, first to lower voltages, then to higher voltages. The 6 kHz curves shift rigidly to 
higher voltages but do not show the shift to lower voltages; presumably because the 
samples age fast enough to hide the negative voltage shift within the first hour of aging. 
Qss for the second deposited interface is smaller than it is for the first deposited interface 
and it does not change much as the device ages.43'  All of the negative C-V curves 
overshoot the calculated value of insulator capacitance, indicating the formation of 
dynamic space charge inside the phosphor:45'4' 62 
50.00 
Calculated Insulator Capacitance 
40.00 
4.) \  -e-- Time 0 
AGING 
u.	 
, 
. Time 1 hr 
O 30.00 
e Time 2 hrs 
x Time 6 hrs 
es 
ar 
C.)	  .  ETime 12 hrs 
20.00	 
.r. 
...Icor ---e--­ .,....  ..;:.w-­
Calculated Stack Capacitance 
1 
10.00 
-140 -120 -100 -80	  -60  -40  -20  0  20  40  60  80  100 120 140 
Al Voltage (V), last deposited interface 
Figure 5.12: C-V response for 1 kHz, 100% duty cycle, 12 hours of aging. 
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Figure 5.13:  C-V response for 1 kHz, 8 cycles, 60 Hz refresh rate, 24 hours. 63 
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Figure 5.14: C-V response for 6 kHz, 100% duty cycle, 12 hours of aging. 
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Figure 5.15:  C-V for 6 kHz, 50 cycles, 60 Hz refresh rate, 24 hours of aging. 64 
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Figure 5.16: C-V response for 6 kHz, 8 cycles, 360 Hz refresh rate, 24 hours. 
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Figure 5.17:  Glass substrate, first deposited interface density of states. 65 
The observations up to this point are similar to those found by Abu-Dayah and 
Wager, who used a 1 kI Iz trapezoidal excitation waveform for aging.'  I lowever, in this 
present work it  is seen that the capacitance overshoot for the negative C-V curves 
decreases for the first several hours, then increases as aging progresses.  In contrast, 
previous research indicated that the capacitance overshoot only decreased.  The sine 
waveform aging experiments reported here indicate that the space charge in the 
phosphor first decreases, and then increases as aging progresses. This suggests that bulk 
states in the phosphor first decrease, and then increase with aging. 
Derived from the positive C-V curves, Fig. 5.17 shows the density of states prior 
to field-clamping for the first deposited interface.  The density of states for the last 
deposited interface did not change very much so it  is not plotted.  In each of the 
experiments, the first deposited density of states rises as the device ages. The density of 
states changes greatest in the 6 kHz experiments but rises very little in the 1 kHz, 8 cycle, 
60 Hz refresh case.  All the 24 hour experiments reach a defect density plateau after 
about 12 hours of aging. Next, the luminance trends are reported before summarizing 
and concluding this section on sine waveform aging of the glass substrate samples. 
5.2.7 Luminance Trends of Glass Substrate Samples 
EL thin-films are studied to understand the mechanisms that result in the desired 
light output. The most common relationship plotted is that of device brightness versus 
voltage applied.  All of the B-V aging trends are similar and Fig.  5.18 offers a typical 
example.  It is aged at 6 kHz, 8 cycles in each burst, 360 Hz refresh. 
Notice in Fig. 5.18 that as the aging progresses, the luminance threshold shifts to 
lower values.  The luminance for a given voltage above 112 volts decreases and the curve 
softens. These changes are undesirable because brightness and a distinct threshold 
voltage are very important in display applications. 66 
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Figure 5.19:  Percent decrease in conduction charge and luminance. 67 
A curious feature of the B-V curves in all the experiments is that they pass 
through a common pivot point at around 112 volts.  .After aging for an hour, the 
luminance at 112 volts is always about the same. Thus, (112 volts, 30 ft-4 serves as a 
fixed inflection point in all the B-V curves past the initial hour of aging.  Electric fields 
above this critical value result in diminishing returns in brightness for a given voltage as 
the device ages.  Refer to the C-V curves and notice that many of them initially plateau 
at about 112 volts, for both positive and negative voltage polarity. 
The point where the C-V curve peaks represents steady state caused by the 
interface injecting enough electrons to keep up with the slew rate of the applied voltage. 
These conduction electrons are trapped at the opposite interface and build a field 
opposing that of the applied voltage.  Such a feed back process can result in field-
clamping.  From the time the applied voltage exceeds the luminance threshold voltage 
until the time that the C-V curve peaks, the applied field  builds up faster than the 
opposing field and the luminance rises quickly with applied voltage. After field-clamping 
at the C-V peak and B-V inflection point, the luminance rises more slowly as the field 
stays constant and the increasing applied voltage must free conduction electrons from 
deeper traps. The B-V pivot point is created where interface state emission begins to 
keep up with the ramp rate of the applied voltage. Despite aging, this feed back kicks in 
at the same applied voltage, indicating an unchanging critical field value that results in a 
complete shorting of the phosphor capacitance. 
As the device ages, the threshold shifts to lower voltages and the luminance 
above the B-V inflection point decreases for a given over voltage. Again drawing from 
the C-V curves, one can surmise that the B-V shift to lower threshold voltages results 
from the creation of more shallow interface traps at the first deposited interface.  This 
results in a greater reservoir of conduction electrons available at lower applied fields. 
Consequently, greater luminance is observed at lower voltages as the device ages. 
Conversely, above the B-V inflection point there is lower brightness for a given 
applied voltage after aging.  This is directly attributable to the measured decrease in 
conduction charge as presented in Figs. 5.1 and 5.2. This correlation is further illustrated 
by Figs. 5.19, 5.20, and 5.21.  An interesting feature of Figs. 5.20 and 5.21 is that a heavy 
luminance penalty is paid when the conduction charge decreases through the range from 
2.2 to 2.0 µC /cm'. 68 
As the applied voltage rises above the B-V inflection point there are fewer 
conduction electrons available to accelerate across the phosphor, resulting in less 
brightness after aging.  The decrease in negative conduction charge is due to the 
decreases in both polarities of polarization charge.  The decrease in positive conduction 
charge is due to the decreases in positive leakage charge and in both polarities of 
polarization charge. 
5.3 Sine Burst Waveform Aging of Passive Si Substrate Samples 
Passive Si substrate devices are described in Chapter 3.  Briefly reiterating, an 
inverted EL stack is deposited on an SOI wafer. The bottom conductor is patterned 
TiW. The TiW is patterned into pixels where it contacts the first deposited insulator of 
the EL stack.  All of the TiW contacts are shorted together with a common ground 
plane. The top conductor is a common ITO plane. The form and fit of this test device 
is the same as that used for AMEL displays. The function differs from an AMEL display 
in that the active matrix circuitry is replaced by a common ground plane. Consequently, 
all the pixels light simultaneously when an appropriate excitation is applied to the ITO 
electrode. 
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Figure 5.20:  Positive conduction charge versus integrated brightness. 69 
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Figure 5.21:  Negative conduction charge versus integrated brightness. 
Two passive Si substrate aging experiments are presented here for the purpose of 
comparing phosphor aging changes to that of the glass substrate samples.  The driving 
waveform parameters are as follows: 
Sine Burst  Number of Cycles in  Refresh Rate  Duty Cycle  Hours 
Frequency  each Burst  Aging 
*** 1 kHz  continuous  100%  12 
6 kHz  8 cycles  360 Hz  50%  24 
Table 5.2: Si substrate sine burst excitation aging experiments. 
B-V curves, C-V curves, and charge trends are used to compare the aging of the 
phosphor deposited on the two different substrates.  The most obvious difference 
between the Si and glass is the brightness-voltage characteristics, so that is considered 
first. 70 
5.3.1 Luminance Trends for Si Substrate Aging. 
The glass substrate samples are about 5 times brighter than the Si substrate 
samples.  Look to Fig. 5.22 for a typical example from the Si substrate aging and 
compare it to Fig. 5.18 for the glass samples.  The B-V curves in Fig. 5.22 result from 
aging the sample at 6 kHz, 8 cycle bursts, 360 Hz refresh. The difference in luminous 
intensity between the glass and Si is easily explained by the difference in back electrode 
reflectivity and area. 
The device stack structures as deposited on the substrate are the same for both 
the glass and Si. The glass substrate benefits from having an aluminum back electrode 
which reflects back scattered EL light from the device. The Si substrate device has a 
refractory metal back electrode with reflects little light; this accounts for perhaps a 50% 
difference in brightness. The Si substrate device is pixelated so that it presents only a 
40% fill factor, reducing the integrated brightness by another 60%.  The glass substrate 
outputs about 100 ft-L at 140 volts peak; the Si substrate would be expected to output 
about 20 ft-L, as in Fig. 5.22. More insight is obtained by looking at the instantaneous 
brightness change caused by aging. 
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Figure 5.22: Typical B-V curve for Si substrate sample aging. 71 
Instantaneous brightness response before and after aging are shown in the next 
two figures, Figs. 5.23 and 5.24. The sample is a silicon substrate EL device aged at 1 
kHz continuous for 12 hours.  The instantaneous light output (channel 4) for each 
polarity of applied EL voltage (channel 1) is captured on an oscilloscope by monitoring 
the output of a germanium photodiode biased with a battery. Figure 5.23 shows that the 
EL light output before aging is approximately equal for both polarities of applied EL 
voltage.  Figure 5.24 shows that most of the decrease in integrated brightness (B-V 
curve) during aging can be attributed to the decrease in the instantaneous light output 
stimulated by the positive applied voltage pulse.  Next, conduction charge flow is 
considered. 
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Figure 5.23: Applied voltage and instantaneous light out before aging. 72 
Figure 5.24: Applied voltage and instantaneous light out after aging. 
5.3.2 Changes in Charge Flow for Si Substrate Aging 
Conduction charge is necessary to stimulate high field EL luminance. Figure 5.25 
shows the conduction charge for both the Si and glass substrate devices subjected to 1 
kHz, 12 hours, continuous aging.  Positive and negative polarity values are also 
represented in the graph for leakage charge. The charge aging trends for the Si and glass 
samples are similar in magnitude but differ in how much they change. 
Consider first the conduction charge changes for the Si device with respect to 
that for the glass. The opposing polarity Si conduction charge trends start much closer 
to one another and converge much faster than do the trends for the glass samples. This 
is also true for the Si substrate leakage charge when compared to that for the glass 
substrate. 73 
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Figure 5.25:  Si versus glass substrate aging: 1 kHz, 100%, 12 hours. 
The changes in each type of measured charge are compared in the Pareto chart 
of Fig. 5.26. The glass sample exhibits a much greater asymmetry in aging than does the 
Si sample according to Fig. 5.26. This is evidenced by the difference in change between 
the polarities of conduction charge for the glass sample, which is directly caused by the 
difference in change of the polarities of the leakage charge.  The difference in change 
between the polarities of leakage charge for the glass are much greater than the 
difference in change in the leakage charge for the Si. This results in greater asymmetry in 
electrical and luminance characteristics for the glass substrate samples.  The Si wafer 
based samples have more symmetrical electrical aging characteristics and would therefore 
be expected to have more symmetrical luminance aging characteristics. Suggested future 
work will be to more closely monitor the instantaneous light output from each polarity 
of applied voltage so that the luminance trends can be more closely correlated with the 
electrical trends. 74 
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Figure 5.26:  Si versus glass substrate aging: 1 kHz, 100%, 12 hours. 
Figures 5.27 and 5.28 show the conduction and leakage charge changes caused by 
aging Si and glass samples at 6 kHz burst frequency, 8 cycles per burst, 360 Hz refresh 
rate, for 24 hours. The results are much the same as for the 1 kHz aging case.  It is seen 
in Fig. 5.27 that the opposite polarities converge faster and decrease less for the Si 
substrate than for the glass substrate.  Figure 5.28 shows again that there is a much 
greater difference between the change in polarities of the glass leakage charge than there 
is for the Si substrate. In both the 1 kHz and 6 kHz aging, the decrease in the positive 
Qom{ for the glass samples is about twice as great as the decrease in negative 0 -.con& 
Although the same is true for the Si wafer based samples in the 6 kHz experiment, the 
magnitudes of the decrease are much less than for the glass. The comparison of sine 
burst aging between the Si and glass samples will conclude with an analysis of the C-V 
curves measured for the Si samples. 75 
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Figure 5.27:  Si versus glass substrate aging: 6 kHz, 8 cycles, 360 Hz refresh. 
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Figure 5.28:  Si versus glass substrate aging: 6 kHz, 8 cycles, 360 Hz refresh. 76 
5.3.3 C-V Curves for Si Substrate Aging 
C-V curves clearly show the differences between the two interfaces in these EL 
devices. The C-V curves from the Si substrate devices are shown in Figs. 5.29 and 5.30. 
Compare these two figures to those for the glass samples that underwent identical aging, 
Figs. 5.12 and 5.16. Critical features of the curves are very different. 
Consider first the capacitance measured by the positive slewing applied voltage. 
Aging induced softening of the initial rise is one characteristic of the glass samples but 
this is not as obvious in the Si substrate samples: shallow interface states are not 
increasing as much in the first deposited interface of the Si substrate devices. There is a 
softening of the rising portion of the curve over time but not to the extent seen in the 
glass samples.  Then, as the capacitance peaks due to the positive voltage, there is 
substantial capacitive overshoot, indicating the presence of dynamic space charge. 
Capacitive overshoot is not observed in the positive C-V measurements made on the 
glass substrate samples. The negative C-V curves for the Si substrate are also different. 
60.00 
I  II	  Time 0 
ii  Time 1 hr 
it  Time 2 hrs 
50.00  v 1  i  Time 6 hrs 
Ii  Calculated Insulator Capacitance 1	  Time 12 hrs  if 
4.3 
40.00 Li­
.1 AGING  / :,--
30.00 (50  9
co 
-!..aillil.- ....,
20.00	  ­
rCalculated Stack Capacitance  ;\  /
 
10.00 
-130 -110  -90  -70  -50  -30  -10  10  30  50  70  90  110  130 
ITO Voltage (V), last deposited interface 
Figure 5.29:  Si substrate C-V curves: 1 kHz continuous, 12 hours. 77 
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Figure 5.30: Si substrate C-V curves for 6 kHz, 8 cycles, 360 Hz refresh. 
Rather than shifting rigidly to the left, as the glass sample curves do, aging causes 
the Si sample negative C-V curves to soften slightly in their rising portion. Also, the Si 
based samples show a large capacitance overshoot instead of saturating above the 
calculated insulator values, as the glass substrate samples do. 
5.4 Summary and Aging Conclusions 
This chapter reports on a sine wave burst excitation aging study of Si substrate 
and glass substrate ALE grown ACTFEL devices. The luminance and electrical charge 
trends for each type of substrate are reported and compared. Luminance is the observed 
metric of importance to applications. Charge movement trends within the device during 
operation are used to explain the luminance trends.  Ion movement within the devices 
during aging is used to explain the charge movement trends. 
Device brightness and a well-defined threshold characteristic are important in EL 
applications. It is seen that aging causes these EL devices to decrease in peak brightness 
and exhibit a negative shift in threshold that results in a softening of the turn-on 78 
characteristics.  Subsequent B-V curves pass through a common inflection point that 
occurs precisely where the C-V curves plateau.  The C-V curves plateau just at the 
voltage where the applied electric field begins to be clamped by an opposing field.  The 
opposing field naturally results from the movement of charge across the phosphor due 
to the applied field. Measurement of the instantaneous light output reveals that most of 
the decrease in integrated brightness comes from a decrease in the peak light pulses 
stimulated by the positive applied voltage  pulse.  Charge aging trends explain the 
observed luminance trends. 
Conduction charge decreases as these ACTFEL devices age. Positive conduction 
charge decreases more than negative conduction charge because the positive leakage 
charge decreases much more than does the negative leakage charge. Positive leakage 
charge is due to electrons leaking from shallow interface states in the last deposited 
interface after an applied positive voltage pulse returns to zero. The changes in positive 
leakage charge are due to aging related changes in the last deposited interface where there 
is a reduction in shallow interface traps. The decrease in shallow interface states at the 
last deposited interface is attributed to ion migration, as will be explained further. The 
decrease in conduction charge accounts for the decrease in the instantaneous brightness 
associated with the applied positive pulse and is  largely responsible for the overall 
decrease in the peak B-V amplitude caused by device aging. 
The C-V characteristics reveal a large increase in shallow interface states in the 
first deposited interface.  This larger reservoir of loosely bound electrons in the first 
deposited interface explains the increase in brightness below the inflection point in the 
B-V curves taken during device aging. More electrons are made available at lower fields, 
thus shifting the device luminance threshold to lower voltages. Ion migration away from 
the last deposited interface has been cited as the cause for observed aging changes, as 
discussed in the next paragraph. 
Previous research attributes the observed charge aging trends to chlorine 
incorporation during device fabrication and subsequent chlorine migration during device 
operation.47' 49  Chlorine is present in abundance as a component of the ZnCI, gas 
introduced during ALE deposition.  Recent experiments show that the chlorine 
concentration is greatest near the last deposited interface.5° Chlorine ions are driven to 
migrate by the concentration gradient. Chlorine on a sulfur site acts as a shallow donor 79 
in ZnS. When chlorine near the last deposited interface migrates into the phosphor 
bulk, it leaves behind a sulfur vacancy, Vs.  The Vs acts as a deep interface state. 
Migration of chlorine away from the last deposited interface decreases the number of 
shallow interface states and increases the number of deep interface states there. This in 
turn leads to a decrease in Q+, and 0 which results in a decrease in positive -..+cocb 
instantaneous brightness, Finally resulting in lower integrated brightness. 80 
6 CONCLUSIONS AND RECOMMENDATIONS FOR FUTURE WORK
 
6.1 Conclusions 
Old and new applications have created demand for better high-resolution head-
mounted displays (HMDs).  ACTFEL devices deposited over a Si active matrix 
integrated circuit are uniquely positioned to satisfy this demand. The work of this thesis 
supports the development of AMEL displays. 
In Chapter 4, a system for optical and electrical characterization of miniature 
AMEL displays is described. AMEL displays require new high voltage drive schemes to 
achieve the desired brightness and contrast.  Internal-charge versus phosphor field (Q-
Fe), external charge versus applied voltage (Q-V), capacitance-voltage (C-V), and 
brightness-voltage (B-V) analysis are applied to determine that the triangle wave form is 
better than the sine or square wave forms for exciting an AMEL, display while 
maintaining the highest brightness to power ratio. The square wave is shown to be less 
efficient in terms of brightness versus power because the flow of relaxation charge 
caused by a square wave dissipates power and is less efficient in producing photons than 
is the flow of charge that occurs during the slewing portion of the applied voltage. Q-V 
analysis is successfully applied to an AMEL display circuit to reveal the device insulator 
and total capacitances. A method of directly probing the integrated circuit electrodes in 
an AMEL display is introduced. 
Chapter 5 reports on a sine burst wave form excitation aging study which is 
conducted to compare and contrast the response of ALE ACTFEL devices deposited on 
glass with those deposited on x-Si. The general aging trends of the glass and Si substrate 
devices are found to be similar and are attributed to chlorine migration from the last 
deposited interface into the phosphor bulk. The charge movement during aging is used 
to explain the changes in the B-V curve due to aging.  Differences in the aging of the 
glass and Si substrate devices are hypothesized to be due to differences in chlorine 
incorporation because glass and Si substrates in the ALE reactor present different 
growth conditions for the phosphor lattice.  The glass samples stand freely in quartz 
racks while the Si wafers are mounted in the ALE reactor on top of a large metal plate. 81 
6.2 Recommendations For Future Work 
1.	  This study concludes that the triangle waveform excitation results in the best 
brightness versus power consumption. This study also applied the Q -V and 
Q-FP techniques to study the phosphor response to these waveforms. Use 
these new tools to design the optimum waveform for achieving the highest 
luminous efficiency in driving EL devices. 
2.	  Perform more aging studies while monitoring both electrical and optical 
responses to more closely correlate electrical and optical phenomenon. 
3.	  Perform aging studies of AMEL displays and discern which aging effects are 
attributable to the phosphor and which are a result of changes in the Si 
circuitry. 
4.	  Determine how much of a role temperature plays in the aging of ALE 
ACTFEL devices. Temperature was not monitored for these aging studies 
but clearly the Si wafer based devices are better heat sinked on the wafer 
prober chuck than are the glass devices in their test fixture. 
5.	  Determine if the same thermodynamic growth conditions are present for the 
deposition of phosphor on glass and Si substrates. 82 
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